Binachip Joins Xilinx ESL Initiative


July 24, 2006 -- Binachip, Inc. is collaborating with Xilinx, Inc. to provide integrated, high-powered electronic system level (ESL) design methodologies that support programmable systems designers targeting embedded processing and digital signal processing (DSP) applications. The Initiative was formed to give software programmers and Xilinx FPGA users detailed information and technical resources for ESL design.

Binachip also today announced the immediate availability of an ESL Starter Kit, consisting of Binachip-FPGA and a Virtex-II Pro development board, allowing users to quickly design and build embedded applications that meet their price, performance, and time-to-market constraints.

As part of the Xilinx ESL Initiative, Binachip'S Binachip-FPGA now fully supports the Xilinx ESL flow and the Virtex-II Pro line of FPGAs. Binachip-FPGA lets users determine if a portion of the binary code will benefit from a hardware implementation. If so, it is automatically compiled into hardware and the appropriate hardware/software interfaces are generated, while the remaining code is translated into binary for the target processor. Depending on the application, the resulting implementation can provide a 10X to 50X speedup over a pure software implementation.

"Binachip enables designers to easily utilize FPGAs to optimize the performance of their embedded processing or DSP applications, while still using their current software development environment," said Steve Lass, senior director of Software Product Marketing at Xilinx.

"The Xilinx ESL Initiative is having enormous impact on the design community," said Susheel Chandra, Binachip President and CEO. "We are very happy to be working with them and look forward to providing advanced design methodologies to our mutual customers in the years ahead."

Pricing and Availability

Binachip's ESL Starter Kit is available now. Price is $4,995 and includes a three-month license for Binachip-FPGA and a Xilinx Virtex-II Pro development board.


Reprinted from SOCcentral.com, your first stop for ASIC, FPGA, EDA, and IP news and design information.
Copyright 2002 - 2011 Tech Pro Communications, 1209 Colts Circle, Lawrenceville, NJ 08648