High-Level Synthesis of JPEG Application Engine
Publication: Design & Reuse
May 25, 2009 -- High-Level Synthesis (HLS) technology and tools are used to transform high-level behavioral model written in C, to synthesizable hardware in RTL . We have evaluated one such commercial HLS tool to create JPEG encoder RTL straight from C algorithm within a very short design time. This paper discusses the steps involved in automatic "algorithm-to-RTL" transformation and compares the results with RTL developed using traditional method.
By Pragnajit Datta Roy , Sameer Arora, Rajiv Kumar Gupta and Anil Kamboj. (All are with HCL Technologies, Ltd., Noida, India.)
Reprinted from SOCcentral.com, your first stop for ASIC, FPGA, EDA, and IP news and design information.