How to Lower Power Consumption in Data-Acquisition Systems

Sponsor: Analog Devices, Inc. (ADI)
Webcaster: EE Times Education & Training

June 13, 2012 -- This webcast will present solutions to lower the power consumption in data-acquisition systems. Among the topics discussed are the limitations and trade-offs of using lower-power components (such as ADC drivers, regulators, etc). If you are currently in the design phase of a lower power data acquisition system, this is a webcast you should attend.


Reprinted from SOCcentral.com, your first stop for ASIC, FPGA, EDA, and IP news and design information.
Copyright 2002 - 2011 Tech Pro Communications, 1209 Colts Circle, Lawrenceville, NJ 08648