Page loading . . .

  
 Category: News: Latest News: Monday, February 08, 2010
KLA-Tencor and Clear Shape Collaborate on Design-Aware Mask Inspection  
 Printer friendly
 E-Mail Item URL

April 16, 2007 -- KLA-Tencor Corp. and Clear Shape Technologies, Inc. are collaborating on DFM (design for manufacturability) solutions enabling "design-aware" photomask inspection at 45nm and below. The collaboration involves using KLA-Tencor's new Terascan HR photomask inspection system and Clear Shape's Variability Platform products, InShapeT and OutPerformT. The two companies expect this collaboration to enable designers to achieve improved device yield and, ultimately, faster production ramp for the most advanced designs.

Clear Shape's patented modeling techniques utilize design tolerances from transistor timing analysis to identify areas on the mask that are critical to device performance. With its sensitivity and inspection capability, the TeraScanHR system can use this information to optimize and enhance mask inspection parameters on specific yield-critical photomask features, resulting in a more efficient inspection flow that has the potential to streamline the overall mask manufacturing process. This capability gives a mask shop's customers the flexibility to use tighter inspection specifications in just the critical areas on the mask which affect device performance, without significantly impacting overall mask yield or productivity. The technology is also extendible to various types of wafer inspection, metrology and defect review applications.

"Having the ability to utilize critical design intent models in our photomask inspection system should allow our users to more quickly ramp production, with the potential to then increase yield ramp cycle time in 45nm and below manufacturing," said Harold Lehon, Vice President and General Manager of KLA-Tencor's Reticle and Photomask Inspection Division. "Clear Shape's electrical DFM solution, which is based on fast and accurate silicon contour prediction models, provides additional enabling capabilities for our latest generation of photomask inspection systems."

At 45nm and below, chipmakers risk an increase in systematic yield loss resulting from defects without obvious pattern transfer errors but which cause device electrical performance and/or functional problems. By understanding a photomask defect's effect on final silicon electrical performance, a higher correlation can be established between the defect and final wafer yield, significantly improving yield predictability. Clear Shape's electrical DFM technology enables a strong "electrical design intent" relationship between design, mask manufacturing and wafer processing, so that parametric transistor gate and interconnect yield can potentially be better controlled in the design flow.

Go to the Clear Shape Technologies, Inc. website for details.
 Please click here to let us know if the above link is broken!

Read more about
Clear Shape Technologies, Inc.
and
KLA-Tencor Corp.
on SOCcentral.com


Keywords: KLA-Tencor, Clear Shape Technologies, design for manufacturing, design-for-manufacturing, DFM, EDA tools,
571/22380 4/16/2007 4433 183
Designer's Mall



 Search for:
            Site       Current Category  
   Search Tips

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Odd Parity

Fun Under the T.A.R.P.


Mike Donlin
The Write Solution

Odd Parity Archive


SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog


Special Topics/Feature Articles
New 3D Integrated Circuits New
Design for Manufacturing
Design for Test
ESL Design
Floorplanning & Layout
Formal Verification
Logic & Physical Synthesis
On-Chip Interconnect
Low-Power Design
Reconfigurable Computing
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
New Timing Analysis & Closure New
Transaction Level Modeling (TLM)
Verilog
VHDL


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2009  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308 Skype: john_miklosz
183.191  Execution time: less than 1 second(s)