Page loading . . .

  
 Category: News: Latest News: Friday, September 03, 2010
OVP Releases Reference Virtual Platform of ARM Model Running Linux Under SystemC/ TLM-2.0  
 Printer friendly
 E-Mail Item URL

February 22, 2010 -- The Open Virtual Platforms (OVP) Initiative has announced the release of a reference virtual platform of the ARM Integrator development board using OSCI SystemC TLM-2.0 C++. This virtual platform includes all the models needed for the virtual platform to enable users to run Linux. The virtual platform can be executed either in the OVP simulator (OVPsim), or in a SystemC/ TLM-2.0 simulation environment using any of the industry SystemC/ TLM-2.0 simulators. The virtual platform and all models are free and available as open source from the OVP website.

"We have used the ARM Integrator virtual platform available from OVP to help our customers understand how Linux and drivers worked on their hardware," said Dave Von Bank, President of Posedge Software, a consulting company for embedded software engineering.

The OVP ARM Integrator virtual platform can be used to understand the Linux operating system running on the development board, since the virtual platform simulation can provide more visibility and controllability than just executing and debugging on the hardware itself. The virtual platform can also be used for the development of applications running under Linux on an ARM-based system. Moreover, the virtual platform is open source, and it’s easy to add peripherals to the virtual platform using SystemC/TLM-2.0 models and develop drivers for those peripherals.

"For my course on system-on-chip (SOC) design, students learn about both hardware and software development aspects," said Professor Andreas Gerstlauer of the Electrical and Computer Engineering Department at the University of Texas at Austin. "We eventually implement a software-defined radio design on an ARM-based FPGA prototyping board. I have found the Open Virtual Platforms models allow my students to simulate the software, from drivers to applications running on top of the Linux OS. We use the OVP models in a SystemC/TLM-2.0 simulation environment, and find them fast and easy to use. That the models are open source and come with excellent documentation and support is an added benefit."

The ARM Integrator virtual platform includes the OVP model of the ARM926EJ-S processor core, which runs at hundreds of millions of instructions per second (MIPS), as well as models of the other peripherals on the ARM Integrator development board. The virtual platform utilizes host workstation resources for keyboard and display. This virtual platform can be run in either OVPsim or SystemC/ TLM-2.0 simulators, and in either simulation environment boots Linux in less than 10 seconds.

Go to the Open Virtual Platforms (OVP) website to find additional information.
 Please click here to let us know if the above link is broken!

E-mail Open Virtual Platforms (OVP) for more information.

Read more about
Open Virtual Platforms (OVP)
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, IP, intellectual property, cores, ARM microprocessors, MPUs, models, modeling, electronic system level design, ESL, transaction level modeling, transaction-level modeling, TLM, SystemC, Linux, Open Virtual Platforms (OVP)
597/30780 2/22/2010 2931 75
Designer's Mall
0.3457031



 Search for:
            Site       Current Category  
   Search Tips

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Seeing Is Believing: How Visualization Simplifies IC DRC


Michael White
Senior Product Marketing Manager
Mentor Graphics Corp.

Tech Viewpoint

Verification Challenges
Require
Surgical Precision


Dr. Pranav Ashar
Chief Technical Officer
Real Intent, Inc.

Odd Parity

Summertime and the
Leavin’ Ain’t Easy


Mike Donlin
The Write Solution

Odd Parity Archive

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Design for Manufacturing
Design for Test
ESL Design
Floorplanning & Layout
Formal Verification
Logic & Physical Synthesis
Low-Power Design
On-Chip Interconnect
Reconfigurable Computing
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
.
Designer's Kiosk
Whitepapers & App Notes
Live and Archived Webcasts


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2010  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.191  0.421875