Page loading . . .

  
 Category: News: Latest News: Sunday, May 19, 2013
ams Analog/Mixed-Signal Foundry Extends Its Customized IC Test Service  
 Printer friendly
 E-Mail Item URL

June 5, 2012 -- The Full Service Foundry business unit of ams (austriamicrosystems AG) today announced an extension of its dedicated test solutions. This move is an extension of the company's "More Than Silicon" initiative, under which ams provides a package of intellectual property, cell libraries, consultancy and testing services to help customers successfully develop advanced analog and mixed-signal circuit designs based on its specialty technologies.

Foundry customers using ams' IC test service will receive KGD (known good die) and instantly gain the benefit of zero yield risk, as their complex analog/ mixed-signal ICs are 100% electrically tested according to their own test specifications. The electrical test can be performed at the wafer level (i.e., wafer probing), on assembled parts (also including advanced packages such as wafer-level chip-scale packages, or WLCSP) or at both levels.

The offering starts with an in-depth design-for-testability (DFT) analysis carried out jointly with experienced design-support engineers from ams. Test program code development can be accomplished quickly using ams' production-proven test code library and off-line tester simulator debugging. An independent and dedicated professional test team with a combined 25+ years of experience offers remote debug sessions to shorten debug and development cycle time. As an integral part of its EEPROM IP portfolio ams also offers a programming service, so the customer has no need to program its EEPROM block after delivery of the die. This may significantly reduce the programming efforts for the end customer. A prototype load board and application board are developed by load board designers with analog, RF and mixed-signal experience. Utilizing ams' patented hardware technology ensures right-first-time load board designs that match the expected performance criteria. The test program release procedure comprises careful correlation between the test results from production tests and application bench tests, full temperature qualification and statistical analysis of thetest solution through the implementation of gauge repeatability and reproducibility tests.

ams' dedicated test service is supported by an integrated project-management process including weekly test-status updates. Once volume production has started, test data are automatically uploaded to the customer's FTP site.



Go to the austriamicrosystems AG website to find additional information.

E-mail austriamicrosystems AG for more information.

Read more about
austriamicrosystems AG
on SOCcentral.com


Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, foundries, foundry services, ams (austriamicrosystems AG)
601/38648 6/5/2012 264 32


Designer's Mall
0.3945313



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.191  0.453125