Page loading . . .

  
 Category: News: Latest News: Monday, May 20, 2013
Samsung and Mentor Graphics Expand Calibre Sign-Off and Mask-Processing Solution for 20nm  
 Printer friendly
 E-Mail Item URL

June 6, 2012 -- Mentor Graphics Corp. today announced that Mentor and Samsung Electronics have expanded their 20-nm collaboration announced in March to include Calibre sign-off design kits for 20nm, including multiple approaches to double patterning (DP) and advanced fill capabilities. Samsung also signed an agreement last November to expand its use of the Calibre platform for computational lithography, including advanced optical proximity correction and verification, and mask-process correction.

The collaborative design kit solution supports all International Semiconductor Development Alliance (ISDA) DP design flows with design rule, layout-versus-schematic (LVS) checking, and parasitic extraction enhanced to meet the challenging requirements of 20-nm designs. It also includes advanced capabilities for design-manufacturing co-optimization including intelligent multi-layer fill techniques, fast litho hotspot detection, and process-friendly design support.

"The Mentor Calibre platform is Samsung Foundry's sign-off and manufacturing choice for a number of reasons," said Dr. Kee Sup Kim, Vice President of System LSI Design Technology team, Device Solutions, Samsung Electronics. !Calibre continues to provide the most advanced physical verification, design-for-manufacturing (DFM), and mask-processing technology in support of Samsung's advanced process nodes. The tight linkage between Calibre tools provides a co-optimized flow between design and manufacturing to accelerate time-to-market. For example, using Calibre for both the manufacturing and design verification of double patterning allows Samsung to provide our customers with greater options to address their specific design style. Great performance, trusted results and openness are all important for a solution that works regardless of the customer's design cockpit, the size of their designs, or their preferred approach to double patterning.!

Mentor partnered with Samsung to develop production-ready foundry kits for 28nm, which enable physical verification, litho checking, critical-area analysis, critical-feature analysis, and dummy-fill solutions. For the 20-nm process, test chips coming from internal Samsung design teams and third-party IP providers have been taped out using a comprehensive Mentor flow including multi-patterning and advanced DFM checks. The Calibre platform supports all DP styles including colorless, auto two color, mixed two color and manual two color. The platform also provides features such as automated decomposition and patented real-time graphical "error rings" for coloring-conflict resolution, which reduces time-consuming iterations when fixing DP violations.



Go to the Mentor Graphics Corp. website to find additional information.

Read more about
Mentor Graphics Corp.
on SOCcentral.com


Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, physical verification, process technology, Mentor Graphics Calibre, Samsung,
601/38651 6/6/2012 379 60


Designer's Mall
0.421875



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.191  0.453125