Page loading . . .

  
 Category: News: Latest News: Saturday, May 18, 2013
GOEPEL electronic Combines Boundary Scan with JTAG Platform Cable USB II from Xilinx  
 Printer friendly
 E-Mail Item URL

June 11, 2012 -- In cooperation with the company Xilinx, GOEPEL electronic GmbH has developed a new software option to support Platform Cable USB II. The new solution completely integrates the Xilinx hardware into the IEEE 1149.x development environment System Cascon, enabling the utilization of Platform Cable USB II as a native controller to execute boundary scan tests throughout the entire product life cycle.

"We are now able to offer these users a seamless migration into our JTAG/ boundary scan development environment," says Bettina Richter, GOEPEL electronic's Marketing Manager. "Coupling process steps by subsequently using an existent hardware environment provides users an extraordinary synergy and, at the same time, protects investments."

In conjunction with the appropriate development software, Platform Cable USB II offers the opportunity to configure Xilinx PLD/ FPGA components via the JTAG interface and to validate implemented designs. The USB interface power supplies the hardware.

Platform Cable USB II is integrated at the same level as GOEPEL electronic's native IEEE 1149.x controllers by means of the implemented software extension. Therefore, it is able to execute all boundary scan test procedures such as infrastructure tests, memory tests, cluster tests or interconnection tests, supporting all tools integrated in System Cascon such as automated test program generation (ATPG), automatic pin-level fault diagnosis (PFD), multi-mode debugger, batch executor, automatic flash programmer (AFPG) and PLD/ FPGA programmer.

In this context, Platform Cable USB II can also provide in-system programing (ISP) for all Flash components with moderate data. These test and programming operations are trouble-free and also possible in the case of design integrated multi-drop devices as respective control sequences are involved in the TAP bit stream fully automatically. All scan routers of the companies Telefunken Semiconductor, Texas Instruments and Firecron are supported.

All test and ISP procedures generated in the Xilinx hardware are completely cross-compatible with all JTAG/ boundary scan controllers from GOEPEL electronic, incl. PicoTAP as well as ScanBooster and ScanFlex series.

The interface option for Platform Cable USB II is an integrated standard in from release 4.6.1 on and free of charge for users with valid maintenance contracts. The hardware can be purchased via Xilinx or its distributors.



Go to the GOEPEL electronic GmbH website for details.

E-mail GOEPEL electronic GmbH for more information.

Read more about
GOEPEL electronic GmbH
on SOCcentral.com


Keywords: FPGAs, field programmable gate arrays, FPGA design, embedded system design, embedded systems, EDA, EDA tools, electronic design automation, boundary scan, JTAG, GOEPEL electronic, System Cascon
601/38655 6/11/2012 310 48


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.191  0.46875