Page loading . . .

  
 Category: News: Latest News: Wednesday, May 22, 2013
Imagination Adds to PowerVR Series6 Rogue Family  
 Printer friendly
 E-Mail Item URL

June 15, 2012 -- Imagination Technologies, Ltd. has announced new IP cores in its PowerVR Series6 GPU core family. The PowerVR G6230 and G6430 GPU IP cores are the latest in a family of PowerVR Series6 GPU cores and deliver high compute efficiency while minimizing power and bandwidth requirements.

Following on from the G6200 and G6400 cores, the PowerVR G6230 and G6430 offer two further design points in the Series6 family, which now includes two "two-cluster" and two "four-cluster" IP cores.

PowerVR G6200 and G6400 are designed to deliver the best performance at the smallest area possible for two- and four-cluster architectures, respectively, while the PowerVR G6230 and G6430 add incremental extra area for maximum performance while minimizing power consumption.

"With the four cores announced so far, PowerVR Series6 can target a wide range of markets and requirements," observed Tony King-Smith, Vice President of Marketing for Imagination. "With G6200, G6230, G6400 and G6430 we deliver power, performance and area that fits the wide range of differentiated designs our licensing partners want to create."

PowerVR Series6 is based on the scalable Rogue architecture and further cores will be announced to deliver the widest range of performance for licensing partners seeking to deploy a graphics IP solution with the optimal intersection of product differentiation and the shortest time-to-market.

Inside Rogue

Based on a scalable number of compute clusters, the PowerVR Rogue architecture is designed to target the requirements of a growing range of demanding markets from mobile to the highest-performance embedded graphics including smartphones, tablets, PC, console, automotive and TV. Using these arrays of programmable computing elements, PowerVR G62xx and G64xx deliver high compute-power efficiency while minimizing power and bandwidth requirements. The PowerVR G62xx and G64xx, have two and four compute clusters, respectively.

PowerVR Series6 GPU cores are designed to offer computing performance exceeding 100GFLOPS and reaching the TFLOPS range enabling high-level graphics performance from mobile through to high-end compute and graphics solutions. Rogue cores are specified to ensure the fill rates required for the latest smartphones, tablets and TVs, as well as the multiple-screen support demanded by the automotive industry.

Rogue meets requirements for compute APIs including OpenCL 1.x and Renderscript Compute, delivering an optimal balance of performance versus power consumption for mobile and embedded devices. All members of the Series6 family are designed to support all features of the latest graphics APIs including the next generation of the OpenGL ES API, OpenGL 3.x/4.x, and DirectX10 with certain family members extending their capabilities to full WHQL-compliant DirectX11.1 functionality.

The PowerVR Series6 family delivers a significant portfolio of new technologies and features, including: advanced scalable compute cluster architecture; high-efficiency compression technology including loss-less image and parameter compression and PVRTC2 texture compression; an enhanced scheduling architecture; dedicated housekeeping processor based on Imagination's Meta technology; and a new generation tile-based deferred-rendering architecture. These features combine to produce a latency-tolerant architecture that consumes the lowest memory bandwidth in the industry while delivering the best performance per mm² and per mW.



Go to the Imagination Technologies, Ltd. website to find additional information.

E-mail Imagination Technologies, Ltd. for more information.

Read more about
Imagination Technologies, Ltd.
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, IP, intellectual property, cores, graphics processors, graphics processing units, GPUs, Imagination Technologies,
601/38676 6/15/2012 365 56


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.191  0.46875