Page loading . . .

  
 Category: News: Latest News: Sunday, May 19, 2013
Sundance DSP Delivers Software Support for TI DSPs  
 Printer friendly
 E-Mail Item URL

July 2, 2012 -- Sundance DSP, Inc. has announced the availability of its software libraries for multicore and single-core digital signal processors (DSPs) from Texas Instruments, Inc. (TI). This family of products provides software developers with a comprehensive set of optimized functions that speed development and reduce costs. It eliminates the need to recreate standard functions over and over again and streamline quality control. This software is commercial-off-the-shelf (COTS) and plays well into the Department of Defense's policy of procuring COTS components.

The current version of the software supports TI's KeyStone-based TMS320C66x multicore DSP generation, including the TMS320C665x and TMS320C667x DSPs, as well as the TMS320C674x single core DSPs. The software also supports Sitara ARM Cortex-A8 with floating-point coprocessor (AM389x, AM387x, AM35x), OMAP-L13x DSP + ARM9 processors and the DaVinci TMS320DM816x and DM814x generation of video processors.

The assembler-optimized software libraries for digital signal and image processing and advanced mathematics can be linked and run on any of TI's C66x/C67x+ DSP cores or on the ARM Cortex-A8 CPU with floating-point co-processor. These hand-tuned libraries provide the highest possible performance on the C674x DSP generation taking full advantage of its powerful, integer and floating-point processing capabilities. Each function has been optimized at the algorithm level to run in the shortest number of cycles for the best possible performance.

At the additional cost of floating-point software simulation, all these libraries are also available for the fixed-point (integer) processors within the C66x DSPs, Sitara ARM Cortex-A8 and DaVinci DM6x video processor generations.

The libraries are targeted at digital signal processing and mathematical programming tasks in the industrial, military, intelligence and commercial markets. They are ideal for software designers who work with advanced mathematical problems such as solutions to linear equations. The libraries provide ready-to-use modules to solve more than 300 different mathematical tasks and problems, including transforms and convolutions, statistics, numerical analysis, matrix and vector operations.

The following libraries are immediately available for use under TI's Code Composer Studio integrated development environment (IDE) or using shell command line compiler calls:

  • The GDD0300 DSP Vector library provides a set of functions that perform commonly used DSP operations such as Fast Fourier Transform, Fast Hartley Transform, Discrete Cosine Transform, FIR/IIR filters, coordinate transformations, vector operations, complex number arithmetic operations, pseudo-random numbers generation and data conditioning (spectral windows) operations.
  • The GDD7000 ECC LINPACK library is capable of solving systems of simultaneous equations in demanding scientific and engineering applications such as digital signal processing, image processing, radar and communications. The software has been written to handle a wide variety of matrices including triangular, band, Hermitian and Toeplitz. Several types of matrix decompositions such as SVD or QR can be performed by the library functions.
  • The GDD8000 ECC EISPACK library provides a set of functions that find a solution to linear algebraic eigensystems with various matrices, real or complex, general, band, symmetric or Hermitian. All or selected eigenvalues and eigenvectors can be computed. Several types of matrix decompositions like SVD or QR are performed by the library functions.
  • The GDD9000 ECC BLAS Level 1/2/3 library provides a set of functions that implement the Basic Linear Algebra Subroutines standard for Level 1 BLAS vector-vector (O(n) complexity) operations, Level 2 BLAS matrix-vector (O(n2) complexity) operations and Level 2 BLAS matrix- matrix (O(n3) complexity) operations. The library's functions perform these operations on the IEEE-754 single and double-precision, floating-point format numbers. The library uses native floating-point arithmetic support of the C67x DSP, and software simulates floating-point arithmetic for fixed-point TMSC6000 DSPs. The library processes both real and complex data vectors and matrices.
  • MINPACK, library for solving nonlinear equations, function optimization and non-linear least squares problems is also planned.

A set of memory allocation functions provides economical storage for general/structured matrix classes. By using these memory allocation routines the amount of RAM storage is minimized for structured types of matrices, such as symmetric, band and triangular classes of matrices.

Availability and Pricing

The libraries are available now. For a single development seat, the price of these libraries range from $5,500 to $9,500. Site license and volume discounts are also available.



Go to the Sundance DSP, Inc. website to find additional information.

E-mail Sundance DSP, Inc. for more information.

Read more about
Sundance DSP, Inc.
on SOCcentral.com


Keywords: embedded system design, embedded systems, DSP, digital signal processing, digital signal processors, EDA, EDA tools, electronic design automation, libraries, Sundance DSP, Texas Instruments,
601/38779 7/2/2012 363 69


Designer's Mall
0.4692383



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.191  0.5