Page loading . . .

  
 Category: News: Latest News: Saturday, May 18, 2013
TSMC and ASML Reach Agreement to Develop Next-Generation Lithography Technologies  
 Printer friendly
 E-Mail Item URL

August 6, 2012 -- TSMC has joined ASML Holding NV's Customer Co-Investment Program, aimed at accelerating the development and industrialization of key next-generation semiconductor-manufacturing technologies, which include extreme ultraviolet (EUV) lithography technology and 450-mm lithography tools.

The agreement includes an investment amount of 838 million euros in ASML to acquire a 5% of its equity; and to commit 276 million euros, spread over 5 years, to ASML's research and development programs.

"One of the biggest challenges facing IC scaling today is how to effectively control the escalating wafer manufacturing cost," said Shang-yi Chiang, TSMC's Executive Vice President and Co-Chief Operating Officer. "We are confident that the additional funding for ASML's research and development programs will help secure and accelerate EUV development activities, in parallel with the necessary focus on improved performance of existing optical-lithography tools and speed the deployment of new technologies for 450-millimeter wafers."

This agreement to develop key next-generation lithography technologies is a natural extension of the long-term partnership between ASML and TSMC. ASML and TSMC collaborated successfully in the development of the 193-nm immersion lithography.

Posted by: John Miklosz



Go to the TSMC (Taiwan Semiconductor Manufacturing Company) website to find additional information.

Read more about
TSMC (Taiwan Semiconductor Manufacturing Company)
on SOCcentral.com


Keywords: ASICs, ASIC design, custom IC design, lithography, mask design, mask fabrication, TSMC (Taiwan Semiconductor Manufacturing Company)
601/38927 8/6/2012 259 41


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.191  0.46875