Page loading . . .

  
 Category: News: Latest News: Sunday, May 19, 2013
Novocell Semiconductor Announces Completion of Mil-Spec and Automotive Qualifications for Embedded Non-Volatile Memory  
 Printer friendly
 E-Mail Item URL

August 13, 2012 -- Novocell Semiconductor, Inc. announced today that its Smartbit-based antifuse OTP memory designs have completed the rigorous exposure to long-term high-temperature exposure required for military and automotive applications, as well as survived extended exposure to radioactive Cobalt-60 necessary to establishing rad-hard (radiation hardened) status.

Within the past year, Novocell Semiconductor has extended the routine high-temperature operating life (HTOL) temperature range to provide long-term chip exposure at up to +150°C, and routinely performs the early life failure-rate (ELFR) testing up to this same temperature, versus the lower industry standard of +125°C. ELFR qualification testing is performed to meet or exceed conditions specified within automotive specification AEC-Q100-005, and HTOL qualification testing is performed to meet or exceed conditions specified by industry standard JESD22-A108, automotive specification AEC-Q100-005, and military specification MIL-STD-883H-1005.

In a number of cases, Novocell has been providing product-qualification testing to confidential customers for critical applications at up to +175°C, to meet special application requirements. For high-atmosphere, orbital, and space applications, as well as for nuclear military applications, Novocell NVM IP has been tested to demonstrate radiation tolerance to 100kRad (Si) in accordance with MIL-STD 883 Test Method 1019.

"Novocell’s OTP IP has performed admirably in our aerospace-targeted transceiver products," said Chuck Tabbert, Vice President of Ultra Communications, the 2005 spin-out from Peregrine Semiconductor. "We were not only impressed with the unique technology behind the IP, but have been very pleased with the high degree of reliability we see exhibited by the embedded NVM in actual products, even in some extraordinarily harsh environments."

All Novocell products continue to be based on the exclusive Smartbit bit-cell design and dynamic-programming technology, and provide the highest level of programming and data-storage reliability and security available in the anti-fuse OTP segment, particularly at low-power, advanced-process nodes. All five of Novocell's full line of embedded non-volatile memory products, Novobits, Novobits SPX, NovoBytes, NovoBytes MTP, and NovoHD, are available to meet the rigors of the most-demanding automotive, aerospace, and military applications.
  • Novobits is a register-type architecture OTP, designed as a dense and highly reliable efuse replacement and available in sizes ranging from 8bits to 256bits. Novobits SPX, a special version of Novobits, is available specifically for analog trimming and calibration and includes convenience features such as serial-mode I/O and a special preview mode for data testing in analog mixed-signal applications.
  • NovoBytes is a ROM-style block-array OTP offering access times under 8ns and ability to program from standard IO voltage with < 2.5mA current, particularly well-suited to feature enablement and part configuration. NovoBytes is available from 8bits to 32kbits in a choice of word sizes.
  • NovoBytes MTP is a special multi-time-write version of NovoBytes. NovoBytes MTP was the first hybrid OTP/ MTP solution to provide virtual multi-time-write functionality in 2010, and is available off-the-shelf in 2x-, 4x- and 8x-write versions, or may be customized in configurations to up to 1000x writes. NovoBytes MTP is available in densities from 8bits to 32kbits, and is suited to better manage part reconfiguration and inventory optimization challenges in that fast-changing mobile market.
  • NovoHD is an ultra-high-density ROM-style OTP available in sizes up to 4Mbits for high-capacity code storage, security, and feature enablement in low-power, advanced-node applications.

All Novocell NVM products are built on the and programming process, rely on only standard CMOS processes with no additional masks or post-process steps, and feature a unique High-Voltage Generator that eliminates the need for a area-consuming external charge pump, requiring only the standard process I/O voltage to achieve oxide breakdown. The IP-macros program each bit dynamically, while monitoring the programming process to completion which then triggers a logic done confirmation signal. No additional error-correction circuitry, additional chip area for redundant bit inclusion, or other chip footprint waste is required.

Smartbit-based OTP NVM IP is qualified at all major foundries, and the exclusive dynamic-programming methodology makes Novocell OTP the most process independent and foundry independent anti-fuse NVM available, with the technology available and scalable all the way from the larger legacy .350µm process node to advanced nodes including 20nm and beyond.

Posted by: John Miklosz



Go to the Novocell Semiconductor, Inc. website to find additional information.

E-mail Novocell Semiconductor, Inc. for more information.

Read more about
Novocell Semiconductor, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, IP, intellectual property, cores, nonvolatile memory, non-volatile memory, NVM, one-time-programmable memory, OTP memory, Novocell Semiconductor, Smartbit technology
601/38949 8/13/2012 471 75


Designer's Mall
0.375



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.191  0.4375