Page loading . . .

  
 Category: News: Latest News: Wednesday, May 22, 2013
Sigma Designs Announces HiDTV Pro-UXL for Smart TVs  
 Printer friendly
 E-Mail Item URL

September 4, 2012 -- Sigma Designs, Inc. has announced the release of its new HiDTV Pro-UXL designed for the next generation of smart TVs. With its integrated 1-GHz CPU, high-performance 3D-graphics engine and high-quality video-processing pipeline, the HiDTV Pro-UXL picture quality is designed to deliver an outstanding cinematic experience.

The HiDTV Pro-UXL includes a 1-GHz CPU with a dedicated L2 cache and 3D GPU performance for 50/60Hz smart TVs. The increase in CPU and GPU performance applications in the HiDTV Pro-UXL allows for a significantly improved user experience and offers TV OEMs the ability to add future applications worry-free of performance concerns. Sigma Designs offers complete turnkey reference platforms for US, EU, China and LATAM with connected TV applications.

The HiDTV Pro-UXL is a highly integrated SOC platform that includes multiple CPUs, ATSC/ DVB-T/ DVB-C, analog demodulators, a secure programmable transport stream demultiplexer, a high-performance 3D-graphics engine, a 3D-TV-capable multi-capable HD video decoder, and a programmable audio decoder with video post processor that supports several of Sigma Designs audio-processing algorithms. A 1-GHz MIPS 74Kf CPU and Imagination SGX 531 graphics core enable advanced connectivity and OTT services to power the next generation of smart TVs.

Availability

Sigma Designs is sampling HiDTV Pro-UXL with leading customers today.

Posted by: John Miklosz



Go to the Sigma Designs, Inc. website to find additional information.

E-mail Sigma Designs, Inc. for more information.

Read more about
Sigma Designs, Inc.
on SOCcentral.com


Keywords: embedded system design, embedded systems, system-on-chip, SoC, IP, intellectual property, cores, microprocessors, MPUs, graphics processors, graphics processing units, GPUs, Sigma Designs, HiDTV Pro-UXL,
601/39083 9/4/2012 414 64


Designer's Mall
0.421875



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.191  0.453125