Page loading . . .

  
 Category: News: News Archive 2005: Wednesday, June 19, 2013
Accellera Calls for Nominations for Its Technical Excellence Award Honoring Contributions to Its Design Automation Standards Efforts  
 Printer friendly
 E-Mail Item URL

April 6, 2005 -- Accellera has announced its Call for Nominations for its 2nd annual Technical Excellence Award. Nominations are requested by April 30, 2005. The Award will be presented during the organization's open Member meeting at the Design Automation Conference (DAC), June 22, 2005 at the Anaheim Convention Center.

"Our electronic design standards achievements are the products of all the individuals who participate in our technical groups," remarked Dennis Brophy, Chairman of Accellera. "We look forward to recognizing outstanding individuals who have helped us create electronic design standards that benefit our industry."

Accellera's Technical Subcommittees produce effective and efficient standards for today's advanced semiconductor designs. Participation comes from Accellera member companies, industry contributors and independents. Technical contributors typically have many years of practical experience developing and using design automation tools.

Accellera's Technical Excellence Award recognizes the outstanding achievements of its technical committee members. The organization will select a single contributor to the Accellera standards development process as its 2005 recipient. All Accellera Technical Subcommittee members are eligible for the award. A nomination form and more information are at www.accellera.org

Accellera's Technical Subcommittees include Formal Verification, Interface, Rosetta, SystemVerilog, Open Verification Library (OVL), Verilog AMS and the OpenKit Initiative.

Go to the Accellera website to find additional information.

Read more about
Accellera
on SOCcentral.com


Keywords: Accellera,
199/12676 4/6/2005 1419 311
Designer's Mall
4th Of July countdown banner
0.4057617



 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.199  0.4692383