Page loading . . .

  
 Category: Tutorials, White Papers, App Notes, etc.: White Papers: Monday, May 20, 2013
Boost ASIC and SOC Performance by Matching Processor to Task through Automated Processor Generation  
Company: Tensilica, Inc.
 Printer friendly
 E-Mail Item URL

The system architect faces a number of important decisions in creating the best SOC structure. Good choices early in the design process reduce silicon cost and power, increase system performance, and improve development and verification efficiency. This white paper explains the major decisions in architecting an SOC and guides the designer to a systematic approach to design structure using processors as the fundamental building blocks of the SOC. This design flow encourages wide use of processors as the default for implementing tasks and focuses on how to balance cost, performance, and flexibility within an SOC design framework.

The foundations for the design flow are these:
  • Work top-down from the system’s essential I/O interfaces and computation requirements.
  • Use processors pervasively to implement tasks
  • When tasks have specific computational patterns, optimize the processor to fit the tasks
  • When a task exceeds the capacity of an optimized processor, parallelize the task across processors
  • When a group of tasks fits together within a processor’s capacity limit, map the tasks together onto one processor to minimize hardware cost, power, and communications overhead.
  • Measure the communications traffic patterns and optimize the software and hardware interconnects around those patterns.
  • Start with early, rough simulation of communication tasks and refine the system into detailed implementations of processors, software, and other blocks, all running in increasingly accurate simulations.


Access the entire document on the Tensilica, Inc. website.

E-mail Tensilica, Inc. for more information.

Read more about
Tensilica, Inc.
on SOCcentral.com


Keywords: Tensilica, configurable processors, intellectual property, IP,
205/10233 11/19/2004 6371 801
Add a comment or evaluation (anonymous postings will be deleted)



Designer's Mall
0.25



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
188.205  0.3164063