Page loading . . .

  
 Category: Tutorials, White Papers, App Notes, etc.: White Papers: Monday, May 20, 2013
A Socket-Based µController Design  
Company: eASIC Corp.
 Printer friendly
 E-Mail Item URL

The FlexASIC structured-ASIC products are designed as general-purpose configurable logic devices with standard-cell speed, density, and production costs, and FPGA ease of use and prototype costs. Each member of the FlexASIC product family contains an embedded 8051-based uController. This uController, called "eMu," performs built-in self test (Logic and RAM BIST, etc) and device configuration of the FlexASIC at system reset. After reset, eMu implements a number of system-level functions (power management, clock control, etc) for the FlexASIC user design.

eMu was designed using a modular design approach based on the Open Core Protocol (OCP) interface standard. All eMu modules interface through OCP sockets and are inter-connected through a switch fabric created with OCP merge and split modules. The socket-based design approach provided numerous benefits during the design and implementation process, allowing the entire design to be created, from architectural specification to tapeout, in 12 weeks.



Access the entire document on the eASIC Corp. website.

E-mail eASIC Corp. for more information.

Read more about
eASIC Corp.
on SOCcentral.com


Keywords: eASIC, structured ASICs, microcontrollers,
205/15369 8/1/2005 7239 675
Add a comment or evaluation (anonymous postings will be deleted)



Designer's Mall
0.25



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
188.205  0.3125