Design-level scan is a structured technique that has been investigated at BYU
as a means of providing expanded debug capability for FPGA-based design. It is implemented with user circuitry in a manner similar to the way flip-flop scan chains are employed for VLSI testing. This paper explores the use of scan to overcome the limitations of existing debug methods to provide complete observability and controllability for functional verification of FPGA-based designs.
