Page loading . . .

  
 Category: Tutorials, White Papers, App Notes, etc.: White Papers: Wednesday, June 19, 2013
Global Design Management Report 2011  
Company: IC Manage, Inc.
 Printer friendly
 E-Mail Item URL

This report is the third annual review of global design management. It is based on an independent worldwide survey conducted during April 2011 to which 465 SOC and IC design professionals, both engineers and engineering management responded. The report analyzes the survey results and identifies relevant emerging trends. Its scope spans: the increasing important of IP reuse, integration and verification from a design management standpoint; general design data management driving forces; engineering time associated with managing design management tasks; and ROI and adoption of design management systems.

A key goal of the report is to define the critical elements semiconductor company management must address to guarantee that up-to-date design content is immediately available to all design and verification team members across the enterprise.

Topics covered

  • Survey methodology and demographics
  • SoC/IC design primary bottlenecks
  • Organizational drivers for deploying design management systems
  • Top challenges for managing semiconductor IP
  • Design and verification time associated with design management tasks
  • Design management systems - Current adoption and 2011 plans
  • Summary and ROI Impact

By Shiv Sikand. (Sikan is the Vice President of Engineering, IC Manage, Inc.)

Access the entire document on the IC Manage, Inc. website.

E-mail IC Manage, Inc. for more information.

Read more about
IC Manage, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, design collaboration, design management, IC Manage,
205/33989 6/2/2011 823 92
Add a comment or evaluation (anonymous postings will be deleted)

Designer's Mall
4th Of July countdown banner
0.2666016



 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
188.205  0.328125