Page loading . . .

  
 Category: Tutorials, White Papers, App Notes, etc.: White Papers: Sunday, May 19, 2013
RFC (Recursive Flow Classification) ASIC IP Core  
Company: Calsoft Labs
 Printer friendly
 E-Mail Item URL

Packet classification can be one of the most demanding operations in routers, firewalls, WLAN controllers, CMTS and similar network devices that support policy-based routing and provision for differentiated QoS. Pankaj Gupta and Nick McKeown at Stanford University have defined a new algorithm called RFC (Recursive Flow Classification) to solve the packet classification problem with the multiple fields.This paper outlines Calsoft Labs' approach to implement this RFC algorithm in an ASIC/ IP core that can be leveraged by Calsoft Labs' customers to build next-generation flow-classification technology based products.



Access the entire document on the Calsoft Labs website.

E-mail Calsoft Labs for more information.

Read more about
Calsoft Labs
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, IP, intellectual property, cores, Calsoft Labs
205/37640 1/30/2012 2358 239
Add a comment or evaluation (anonymous postings will be deleted)



Designer's Mall
0.5585938



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
188.205  0.5898438