Page loading . . .

  
 Category: Tutorials, White Papers, App Notes, etc.: White Papers: Friday, May 24, 2013
Provisioning Analog I/O in Configurable Systems  
Company: Altera Corp.
 Printer friendly
 E-Mail Item URL

The evolution of embedded systems has taken a new direction with the appearance of "Smart Products." This term borrows meaning from the recently coined word Smartphone in order to describe an embedded system that has Smartphone-like features: a rich, interactive user interface, the ability to perceive the environment through a mix of sensors, and significant local processing. In this paper, our interest is not in the analysis of such Smart Products, but rather in how to deal with an enormous mismatch within such products: mis-matched lifecycles.

The problem is that, on one hand, the electrical/ mechanical target systems evolve slowly; in some cases going unchanged for a decade or more. But on the other hand the smart, connected portion of the Smart Product wants to change at the speed of the web: new user-interface metaphors, new sensors, even new control algorithms. This difference in rate of change puts extreme tension on the interface between the smart and target portions of the system.

Access the entire document on the Altera Corp. website.

E-mail Altera Corp. for more information.

Read more about
Altera Corp.
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, analog design, analog I/O, embedded system design, embedded systems, Altera,
205/38220 4/2/2012 744 49
Add a comment or evaluation (anonymous postings will be deleted)



Designer's Mall
0.234375



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
188.205  0.28125