Page loading . . .

  
 Category: Tutorials, White Papers, App Notes, etc.: White Papers: Tuesday, May 21, 2013
Design for Testability: The Importance of Straightforward Solutions  
Company: GOEPEL electronic GmbH
 Printer friendly
 E-Mail Item URL

Even in the very early days of electronic components, failures appeared. Despite enormous development and production improvements this situation has not changed. Even automated equipment faults continue to be created on circuit boards There is not a single manufacturing technique that will guarantee the 100% fault-free circuit board. Each new technology creates new challenges and test methodologies to ensure fault-free boards.

The increasing density and complexity of the components is a prime candidate for producing faults. However, the situation still remains the same; faulty assemblies must not be delivered and the requirement for testing is obvious.

Several test technologies are available, each have their own unique requirement and effort. It doesn't matter if it is the in-circuit-test (ICT), the flying probe test (FPT), the functional test (FT), the automated optical inspection (AOI) or the boundary scan test, each technology has its pros and cons. But one factor is going to be more and more decisive: the costs. But which costs are caused by which technology depends on the purchase costs and, essentially, on the effort to implement the test process.



Access the entire document on the GOEPEL electronic GmbH website.

E-mail GOEPEL electronic GmbH for more information.

Read more about
GOEPEL electronic GmbH
on SOCcentral.com


Keywords: computer system design, general-purpose computers, special-purpose computers, embedded system design, embedded systems, PCB design, EDA, EDA tools, electronic design automation, JTAG, boundary scan, design for test, design-for-test, DFT, GOEPEL electronic
205/38994 8/17/2012 776 53
Add a comment or evaluation (anonymous postings will be deleted)



Designer's Mall
0.25



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
188.205  0.3125