Page loading . . .

  
 Category: Tutorials, White Papers, App Notes, etc.: White Papers: Thursday, October 30, 2014
Using Boundary Scan to Link Design and Manufacturing Test  
Company: ASSET InterTech, Inc.
 Printer friendly
 E-Mail Item URL

In recent years, many in the electronics test industry have begun to realize that the value of boundary-scan test technology can be leveraged across the various phases in a product's life cycle. In particular, boundary scan can provide a link between design test and manufacturing test, producing long-term benefits in terms of greater efficiency and higher quality products. Such a link between design and manufacturing test will enable the benefits of standardizing and re-using design verification tests and PLD programming algorithms in manufacturing.

Of course, certain steps must be taken to allow for this linking. This paper will discuss the hardware and software infrastructure needed to achieve efficient test portability. In addition, design-for-test (DFT) guidelines and recommendations that improve the linkages among product design, prototype verification and high-volume manufacturing test will be highlighted. And, to demonstrate how some of these concepts can be applied, several case studies demonstrating effective boundary-scan test strategies will be described.



Access the entire document on the ASSET InterTech, Inc. website.

E-mail ASSET InterTech, Inc. for more information.

Read more about
ASSET InterTech, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, PCB design, EDA, EDA tools, electronic design automation, boundary scan, BIST, built-in self-test, JTAG, design for manufacturing, design-for-manufacturing, DFM, ASSET InterTech,
205/39015 8/22/2012 1161 116
Add a comment or evaluation (anonymous postings will be deleted)

Designer's Mall
Halloween countdown banner
0.296875



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Executive
Viewpoint

Verification Contortions


Dr. Lauro Rizzatti
Verification Consultant
Rizzatti, LLC

Executive
Viewpoint

Deep Semantic and Formal Analysis


Dr. Pranav Ashar
CTO, Real Intent

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Tutorials, Whitepapers & App Notes
Archived Webcasts
Newsletters



About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
188.205  0.375