Page loading . . .

  
 Category: Vendors, Organizations & Universities: Vendors: Wednesday, June 19, 2013
Sidense Corp.  
Address: 84 Hines Road, Suite 260
              Ottawa, ONT K2K 3G3 CANADA
Phone: 613 287 0292
Email: info@sidense.com
Website: www.sidense.com/


Sidense is focused on developing Memory Semiconductor Intellectual Property (MSIP) and licenses Non-Volatile Memory (NVM) SIP cores to customers that use their technologies in digital and analog devices ranging from flat panel displays, wireless networks, PDAs to cellular phones. The company's modular approach emphasizes reusable MSIP cores that focus on the design of System on chip (SOC) products and systems.



SOCcentral Feature Articles

Using Cost-Effective and Secure Field-Programmable 1T-OTP to Emulate MTP

4/28/2011

Articles Online

1T-OTP: The Ideal NVM Solution for the Growing Mobile Device Market

6/4/2013

A Flexible, Field-Programmable ROM Replacement

3/15/2010

Versatile OTP Can Replace Several Memories

7/15/2009

News

Sidense 1T-OTP NVM Qualified for Automotive High-Reliability Requirements on TSMC's BCD Process

4/1/2013

Sidense Qualifies 1T-OTP Non-Volatile Memory for MagnaChip 180-nm Mixed-Signal and HV CMOS Process

3/25/2013

Sidense Licenses 1T-OTP to Exar

9/11/2012

Sidense Licenses 1T-OTP to Toumaz Microsystems for GlobalFoundries 65-nm Low-Power Process

3/14/2012

Sidense 1T-OTP Helps Calibrate Aptina's Advanced Imaging Products

2/22/2012

Sidense Raises Additional $5.6M Venture Capital

10/17/2011

Sidense's NVM IP Completes TSMC IP9000 Assessment at 90-nm Low-Power Process Node

9/13/2011

Sidense Completes TSMC IP9000 Assessment for SiPROM NVM IP

8/2/2011

Sidense to Offer Antifuse OTP Supporting 1.8-V I/O in 40-nm and 28-nm Process Nodes

6/7/2011

Sidense Completes TSMC IP9000 Assessment for Non-Volatile Memory (NVM) Product Families

4/5/2011

Sidense 1T-OTP Memory Available in ON Semiconductor 180-nm Process Technology

3/31/2011

Sidense Memory IP Qualified at Three GlobalFoundries Processes

1/18/2011

Sidense Introduces Ultra-Low-Power NVM Memory

6/7/2010

Sidense Raises $5 Million in Venture Capital to Expand Product Development

5/13/2010

Secure Sidense OTP Helps Parade Technologies Provide Protected Video Content

4/9/2010

Sidense OTP Memory IP Helps Cut Power Consumption In Audium's Power Amplifier

1/13/2010

Highly Secure Sidense OTP Memory Used for WHDI Key Storage on AMIMON WHDI Chips

10/14/2009

Sidense Secure Embedded OTP Enables Encrypted USB Drive

9/24/2009

Sidense OTP Memory IP Enables SpectraLinear Non-Volatile Programmable PC Clock Family

6/10/2009

Sidense OTP Memory IP Enables 65-nm Mobile Handset Chip

4/22/2009

Sidense OTP for Low-Power 90-nm Implementation Selected by Fujitsu Microelectronics

2/25/2009

Sigma Designs Selects Sidense Memory for IPTV Product

1/6/2009

Sidense Memory IP Targets Low-Power OTP Applications

5/14/2008

Magnum Semiconductor Licenses Sidense's Logic Non-Volatile Memory

4/1/2008

Sidense Raises $6 Million in Venture Capital to Expand Global Reach

3/5/2008

Sidense Broadens OTP Offering with Additional Process Nodes at SMIC

12/17/2007

Sidense OTP Integrated in XMOS Programmable Semiconductor

12/3/2007

Sidense Achieves Working Embedded OTP at 65nm

11/12/2007

Sidense OTP Memory Used in Silicon Library HDMI Products

10/16/2007

Sidense Joins Chip Estimate's Prime IP Partner Program

6/27/2007

Sidense Qualifies 1T-Fuse in UMC's 130-nm Process

6/11/2007

Faraday and Sidense Announce Joint Marketing Agreement; Faraday Chooses Sidense as Preferred Logic NVM supplier

1/3/2007

Sidense Joins ARM Connected Community

11/22/2006

Sidense to Deliver OTP Cores in UMC's 90-nm and 65-nm Process Nodes

4/26/2006

Sidense Offers One-Time-Programmable (OTP) Macro in UMC's 130-nm Logic CMOS Process

1/9/2006

Sidense Introduces 1T-Fuse Embedded Non-Volatile Memory Technology in Logic CMOS process

11/21/2005


Go directly to Sidense Corp. for more company and product information.
Keywords: Sidense, IP,
206/17078 11/21/2005 1738 385
Rate this vendor's website (anonymous postings will be deleted)


Designer's Mall
4th Of July countdown banner
0.53125



 Search site for:
    Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
190.206  0.59375