Page loading . . .

  
 Category: Vendors, Organizations & Universities: Vendors: Tuesday, June 18, 2013
Golden Gate Technology, Inc.  
Address: 1101 S. Wichester Blvd., Suite P 301
              San Jose, CA 95128 USA
Phone: 408 -61-9121
Email: minot@ggtcorp.com
Website: www.ggtcorp.com


Golden Gate Technology's products address the needs of wireless and high-performance chip designers to reduce power and achieve tight time-to-market windows. The company's product line comprises tools that enhance existing design flows from major EDA vendors to reduce total chip power without impacting timing, signal integrity, or elecromigration.

EDA Tools

Power Optimize Gold

Power Analysis

Power Plan Gold

Power Analysis

News

Mindspeed Achieves More than 20% Power Savings with Golden Gate's PowerGold

1/18/2007

Golden Gate Announces New Improvements to Power Reduction Software

7/19/2006

Golden Gate Technology Announces Support for AMD Opteron Processors

6/13/2005

Golden Gate Technology Announces Nanometer IC Power Reduction Software

5/19/2005

eASIC, Golden Gate Technology Announce Adoption of Critical EDA Software to Support Structured ASIC Design

6/5/2004


Go directly to Golden Gate Technology, Inc. for more company and product information.

Keywords: Golden Gate Technology, EDA, custom layout,
206/1924 6/2/2003 1660 365
Rate this vendor's website (anonymous postings will be deleted)


Designer's Mall
4th Of July countdown banner
0.5322266



 Search site for:
    Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
190.206  0.59375