Page loading . . .

  
 Category: Vendors, Organizations & Universities: Vendors: Saturday, May 18, 2013
SpringSoft, Inc.  
Address: No. 25, Industry East Road IV, Science-Based Industrial Park
              Hsinchu 300 TAIWAN
Phone: 886 3 579-4567
Email: www.springsoft.com/contact/
Website: www.springsoft.com/


Springsoft is the largest EDA company based in Asia, and the first to be publically traded. Springsoft pioneered the debug automation technology underlying the Novas product line, introducing the Debussy debug system in 1997. It diversified its technology offerings in 2001 with the Laker custom IC layout system, which incorporates the patented MagicCell technology and has evolved into a full design-driven layout platform.

SOCcentral Feature Articles

Challenges and Requirements for Power-Aware Debugging

8/27/2012

Adopting a Flexible FPGA Verification Methodology

6/1/2011

Controllable Automation and Interoperability Standards: Scaling Custom Digital Layout for Next-Generation Chip Design

6/7/2010

Layout Automation for the Next Generation of Custom Chips

7/6/2009

What Hardware Designers Need to Know About Systemverilog Testbench Debug and Analysis

8/5/2008

Articles Online

Speeding Power Estimation from Weeks to Hours

11/19/2012

Speeding Verification of FPGA-Based Prototype Boards with the ProtoLink Probe Visualizer

5/23/2011

A Next-Gen FPGA-Based SOC Verification Platform

11/1/2010

The Case of the Disappearing PCell

10/25/2010

Using Standards-Based Tools to Scale Chip Designs to Next-Generation Geometries

6/29/2010

Debugging and Analysis with SystemVerilog Testbench

2/4/2010

Improve Functional Verification Quality with Mutation-Based Code Coverage

12/7/2009

Using Advanced Logging Techniques to Debug and Test SystemVerilog HDL Code

5/12/2009

Taking the Broad View

10/1/2008

News

Kalray Adopts SpringSoft Solutions for Debug and Verification of High-Performance Processors

10/31/2012

XMOS Adopts SpringSoft's Latest-Generation Laker Custom IC-Design Solution

10/31/2012

Laker-Calibre RealTime Integration Selected for TSMC Custom Design Reference Flow

10/16/2012

SpringSoft's Third-Generation Laker Custom IC Design Platform Included in TSMC's 20-nm Custom Design Reference Flow

10/16/2012

Synopsys to Acquire SpringSoft

8/3/2012

SpringSoft Releases 3rd-Generation Laker Custom IC Design Platform and New Analog Prototyping Tool

4/17/2012

STMicroelectronics Uses SpringSoft's VIA Platform to Build Custom Verification Applications

3/28/2012

Springsoft Delivers Third-Generation Chip-Debug Platform

3/5/2012

SpringSoft and Synopsys Link Debug Technologies

2/28/2012

Hua Hong NEC Deploys Springsoft's Laker IC Design and Verdi Debug to Accelerate PDK Development and Chip Verification

1/12/2012

CM Engineering Standardizes on Springsoft's Verdi Debug in Advanced Chip-Verification Environment

11/16/2011

Advantest Standardizes on SpringSoft's Verdi Debug System

10/17/2011

SpringSoft Unveils New VIA Exchange for Development of Custom Applications with Verdi Debug System

10/3/2011

Sunplus Core Technology Speeds Prototype Verification of Multimedia ICs with SpringSoft's ProtoLink Probe Visualizer

8/9/2011

SpringSoft's Laker Custom Layout System Selected for TSMC 28-nm Reference Flows

6/6/2011

SpringSoft's New ProtoLink Probe Visualizer Speeds Verification of FPGA-Based Prototype Boards

5/23/2011

SpringSoft's Verdi Improves Efficiency of VLSI Research and Development and Design Education at Japan's VDEC

5/19/2011

SpringSoft Rolls Out Advanced Technology Platform for Certitude Functional Qualification System

5/11/2011

SpringSoft's Verdi Debug Software Expands Verification Interoperability with Comprehensive UVM Support

5/2/2011

VeriSilcion Standardizes on SpringSoft's Verdi Debug Platform for Digital IC and SOC Verification

4/19/2011

SpringSoft's Laker Custom IC Layout and Digital Routing Tools Gain Momentum in Memory Chip Market

4/11/2011

SpringSoft's DFTView and Verdi Give DFT and Test Engineers Visibility into STIL and WGL Files

3/28/2011

SpringSoft Completes OpenAccess-Compatible IC Layout Flow with Enhancements to Laker ADP Design Entry System

3/15/2011

SpringSoft's Laker Integrated with Mentor Graphic's Calibre RealTime

3/14/2011

SpringSoft and Dongbu HiTek Release First in Series of Laker Process Design Kits to Streamline Custom Chip Design

3/8/2011

SpringSoft's Siloti System Simplifies Visibility Automation and Debug Flow for SOC Verification

3/1/2011

SpringSoft's Certitude Functional Qualification System Deployed by Fujitsu Semiconductor

1/10/2011

Powerchip Standardizes on SpringSoft's Laker Custom IC Layout for Design of High-Density Memory Chips

1/4/2011

Hynix Standardizes on SpringSoft's Verification Enhancement and Custom IC Design Solutions

10/27/2010

BOE Standardizes On SpringSoft Laker Custom IC Layout Software for Advanced Flat Panel Display Applications

10/13/2010

Richtek Adopts SpringSoft Laker Software for Custom Design and Layout of Power-Management ICs

9/28/2010

Microsoft Xbox Development Team Uses SpringSoft's Verdi Debug Software to Reduce Design Time

9/9/2010

Winbond Adopts SpringSoft Laker Layout and Routing Systems for Design of High-Performance, Low-Power Memory Chips

8/25/2010

SpringSoft Validates Full Interoperability of Custom Chip Design Solutions with STARC 90nm iPDK

8/2/2010

SpringSoft's Laker Custom Layout Automation System Validated for TSMC 28-nm AMS Reference Flow

6/17/2010

SpringSoft's Laker Layout Supports TSMC 40-nm Technology with Interoperable PDK

5/26/2010

SpringSoft Joins Si2 OpenPDK Coalition

5/18/2010

Sunplus Raises Quality of Multimedia IC Verification with SpringSoft Functional Qualification System

4/14/2010

HiSilicon Broadly Adopts SpringSoft's Verification Enhancement and Custom IC Design Solutions

3/17/2010

SpringSoft Unveils New Automated Custom Digital IC Place-and-Route Tools

3/16/2010

MegaChips Adopts SpringSoft's Certitude Functional Qualification System for LSI Verification

3/1/2010

SpringSoft Integrates New Automation Technologies Into Certitude Functional Qualification System

3/1/2010

SpringSoft Releases Robust OA-Compliant Custom IC Solution

2/22/2010

SpringSoft Simplifies Verification of Low-Power Chips with Advanced Power-Aware Debug Solution

2/8/2010

SpringSoft and Magma Validate Full Interoperability of Custom Chip Design Tools with TSMC 65-nm iPDK

12/2/2009

HOYA Adopts SpringSoft Laker System for Custom Chip Design

9/14/2009

Panasonic's AVC Networks Extends Deployment of SpringSoft's Verdi Debug System

8/3/2009

SpringSoft Supports TSMC Interoperable Process Design Kit with Laker Custom Layout System

7/29/2009

SpringSoft Strengthens Operations in Asia

7/6/2009

SpringSoft and TSMC Begin Joint Development of Multi-Node Process Design Kit Portfolio

6/22/2009

SpringSoft Introduces Structured Method for SystemVerilog Testbench Debug and Analysis

5/18/2009

SpringSoft, UMC Support Custom Chip Design with 65-nm Process Design Kit

4/27/2009

SpringSoft Completes Acquisition of Certess

3/18/2009

Raydium Standardizes on SpringSoft Laker System for Custom Design of LCD Driver ICs

3/9/2009

Epson’s Semiconductor Division Extends Deployment of SpringSoft Automated Debug System

2/23/2009

SpringSoft to Acquire Certess

2/23/2009

Epson's Semiconductor Division Extends Deployment of SpringSoft Automated Debug System

2/19/2009

SpringSoft and Silicon Valley Technical Institute Bring Specialized EDA Tools to Chip Design Community

11/10/2008

Springsoft Expands EDA Patent Portfolio

9/9/2008

SVA Optronics Selects SpringSoft Laker Custom Layout Solution for Flat Panel Display Design

7/28/2008


Go directly to SpringSoft, Inc. for more company and product information.

Keywords: SpringSoft, EDA, Test & Verification (ESL), Intelligent Test Bench, Acceleration & Emulation (RTL), Design Debug (RTL), Simulation (Gate Level), Layout (Custom IC), DFY & Process Models,
206/25345 4/1/2008 1331 836
Rate this vendor's website (anonymous postings will be deleted)




Designer's Mall
0.546875



 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
190.206  0.578125