Page loading . . .

  
 Category: Vendors, Organizations & Universities: Vendors: Tuesday, May 21, 2013
Veridae Systems, Inc.  
Address: 201-1545 West 8th Avenue
              Vancouver, BC V6J 1T5 CANADA
Phone: 604-568-4544
Email: info@veridae.com
Website: www.veridae.com/


Founded in 2009, Veridae Systems provides innovative debug and validation technology that enables engineers to bring complex ICs from prototype to production while realizing significant savings in both cost and time to market. Veridae is privately held, with technology spun out of research activity at the University of British Columbia (UBC).

News

Tektronix Acquires Veridae Systems

7/5/2011

Veridae Systems and Dini Group Team to Accelerate ASIC Verification with a Multi-FPGA Prototyping and Debug Solution

6/8/2011

Veridae Systems and Mentor Graphics Partner to Accelerate Development, Debug and Verification of FPGAs

6/8/2011

Veridae Systems Simplifies Validation and Debug of Complex FPGA-based Systems with the New Corus Suite

5/3/2011

Verific Licenses Front-End Software to Veridae Systems for Clarus Family of Debug and Validation Products

11/17/2010

Veridae Systems Delivers Silicon Debug and Validation Suite to Reduce Overall Complex IC Development Time

11/1/2010


Go directly to Veridae Systems, Inc. for more company and product information.

Keywords: Veridae Systems, EDA,
206/32479 11/1/2010 439 82
Rate this vendor's website (anonymous postings will be deleted)




Designer's Mall
0.5166016



 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
190.206  0.578125