Page loading . . .

  
 Category: Vendors, Organizations & Universities: Vendors: Sunday, May 19, 2013
Satin Technologies  
Address: Rond-Point Benjamin Franklin, CS 39521
              Montp[ellier Cedex 2 34960 FRANCE
Phone: 33 (0) 467 13 00 86
Email: www.satin-tech.com/contact.html
Website: www.satin-tech.com/


Satin Technologies delivers software solutions for fact-based design quality monitoring. The company was founded in 2006 by electronic design automation (EDA) professionals with decades of experience in intellectual property (IP) and system-on-chip (SOC) design. Satin Technologies develops and licenses VIP Lane, an innovative software solution for fact-based design quality monitoring and closure. VIP Lane allows semiconductor companies and system houses to deploy standard and internal design practices (IP, SOCs, embedded systems) via the intranet, for facilitated design quality monitoring and at zero overhead for design teams.

Articles Online

Analog Design Quality Closure: What's Missing from Current Flows?

12/6/2010

News

SatinTech MS Enables Smart Design Decisions Throughout the Design Flow

5/14/2012


Go directly to Satin Technologies for more company and product information.

Keywords: Satin Technologies, software, IP,
206/32728 12/1/2010 448 76
Rate this vendor's website (anonymous postings will be deleted)




Designer's Mall
0.5146484



 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
190.206  0.671875