Page loading . . .

  
 Category: Vendors, Organizations & Universities: Vendors: Thursday, May 23, 2013
TOOL Corp.  
Address: 3-3-14, Kamimeguro, Meguro-Ku,
              Tokyo 153-0051 JAPAN
Phone: 81 3-5723-8123
Website: www.tool.co.jp/en/


TOOL Corp markets EDA packaged software as well as provides custom software development services. TOOL Corp presents a layout viewer, LAVIS which supports large data(over 2GB), super high-speed display and multi-formatting for leading edge technology, and is definitely the next generation layout viewer to LSI development. LAVIS has many effective features to support GDS and all of the EB formats on UNIX (solaris, HP-UX, Linux) and Windows platform.



News

TOOL Corp. Announces New Release of LAVIS Layout Visualization Platform

6/14/2010

TOOL Announces New Release to LAVIS Layout Visualization Platform

10/28/2009

TOOL Announces New Release of LAVIS Layout Visualization Platform

3/10/2009

TOOL Corp.'s OASIS-Utility Adopted by Fujitsu Microelectronics

1/28/2009

TOOL Announces New Release to LAVIS Layout Visualization Platform

9/15/2008

Magma and TOOL Integrate Quartz DRC, Quartz LVS and LAVIS to Speed Physical Verification and Debugging

1/22/2007

Brion, TOOL Unveil Integrated IC Design Environment

1/18/2007


Go directly to TOOL Corp. for more company and product information.
Keywords: TOOL, EDA,
206/5440 4/10/2004 1374 309
Rate this vendor's website (anonymous postings will be deleted)




Designer's Mall
0.515625



 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
190.206  0.6074219