Page loading . . .

  
 Category: Vendors, Organizations & Universities: Vendors: Wednesday, May 22, 2013
Summit Design, Inc.  
Address: 35 Corporate Dr, 4th Floor
              Burlington, MA 01803 USA
Phone: 781-685-4954
Website: www.summit-design.com


Summit Design is an EDA company that focuses on high-level design automation and electronic system-level design (ESL). The company develops, markets, and supports mission critical engineering software products for the design, creation, analysis, verification, and management of complex electronic systems and semiconductor intellectual property.

EDA Tools

HDL Score

Code Coverage

Panorama VPD

ESL Tools

Vista Integrated Developement and Verification Environment for SystemC

ESL Tools

Vista Personal Edition (Vista-PE) for SystemC

ESL Tools

Visual Elite System Design

ESL Tools

System Architect

Functional Simulation

Virtual-CPU Hardware-Software Co-verification Platform

Functional Verification

Visual Elite RTL Modeling, Verification and Co-Simulation

Functional Verification

News

Mentor Graphics Strengthens ESL Offering with Acquisition Of Summit Design

10/24/2006

Summit Design Licenses IBM PowerPC Models for Its SystemC IP Initiative to Enable Easier IP Selection, Integration and Interoperability

9/26/2006

Sonics and Summit Design Team to Accelerate Industrywide SystemC Platform SoC Transformation

7/21/2006

Summit Design Vista IDE Enhances Its SystemC Debugging Capabilities with IEEE 1666 and Windows Platform Support

7/21/2006

Summit Design Launches Intellectual Property Initiative to Enable Consistent, Pre-Verified, Multi-Vendor Compatible IP

7/13/2006

Summit Design Unveils Panorama Integrated Design, Debug, and Implementation Solution for Embedded SOCs

3/27/2006

Summit Design Delivers Vista-PE to Provide Advanced SystemC Debug and Analysis in an Affordable Individual User Package

3/13/2006

Summit Design Upgrades Its Membership in the Open SystemC Initiative to the Corporate Level

3/13/2006

Summit Design's Vista IDE Simplifies Intellectual Property Development and Design Sharing for SystemC-Based Designs

2/28/2006

Summit Design and Actis Design Collaborate to Improve SystemC Designer Productivity

1/18/2006

Summit Design Welcomes ESLX and Willamette HDL as Charter Members in New ESL And Embedded Systems Training Program

12/15/2005

Forte and Summit Design Join Forces to Deliver an Enhanced Systemc to RTL Design, Synthesis, and Verification Environment

12/6/2005

Summit Design's Visual Elite Further Strengthens and Links Design Environment for HDL and ESL Designers

11/14/2005

Summit Design Licenses CARDtools Systems Technology

10/4/2005

Summit Design Ships Free Evaluation Copies of Vista IDE

6/13/2005

Summit Design Expands Its ESL Solution Suite with Vista 1.1 to Deliver Advanced Analysis and Debug for SystemC Users

6/1/2005

Summit to Expand Visual ESC with ARM Models, a New AMBA Bus Model and RealView Debugger Support

6/7/2004

Summit Design Introduces New Advances in ESL and Delivers Native SystemC in Visual Elite 4.0

5/31/2004

Summit Design Upgrades Membership In Open SystemC Initiative to Associate Corporate

4/12/2004

Summit Design's Virtual-CPU is Selected by Fujitsu for Hard Disk Drive Firmware Development

3/29/2004


Go directly to Summit Design, Inc. for more company and product information.

Keywords: Summit Design, EDA,
206/642 1/26/2003 3280 787
Rate this vendor's website (anonymous postings will be deleted)




Designer's Mall
0.703125



 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
190.206  0.734375