Page loading . . .

  
 Category: Vendors, Organizations & Universities: Organizations: Saturday, May 25, 2013

@,0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z All
Page(s): 1 (10 Entries)
IASTED  
4500 16th Ave. N.W., #80, Calgary, AB T3B 0M6 CANADA  403-288-1195
ICCAD  
USA  
IEEE  
  
Infrared Data Association (IrDA)  
  
INRIA  
Domaine de Voluceau, Rocquencourt - BP 105, Le Chesnay Cedex 78153 FRANCE  33 (0)1 3963 5511
Institute of Microelectronics (IME)  
11 Science Park Road, Singapore Science Park II 117685 SINGAPORE  65 6779 7522
Institution of Electrical Engineers (IEE)  
Savoy Place, London WC2R 0BL UNITED KINGDOM  44 0 20 7240 1871
International Microelectronics and Packaging Society  
611 2nd Street, NE, Washington, DC 20002 USA  202-548-4001
IPL Alliance  
  
ISQED  
P.O.Box 607, Los Altos, CA 94023-0607 USA  408-573-0100



 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
190.207  0.140625