Page loading . . .

  
 Category: Magazine & Journal Articles Online: Current Month: Monday, May 20, 2013
Growing Audio Requirements in SOCs  
Publication: EDN Magazine
Contributor: Synopsys, Inc.
 Printer friendly
 E-Mail Item URL

August 7, 2012 -- As consumer devices such as tablets, media players and home-theater systems continue to incorporate more audio functionality, the systems-on-chip (SOCs) designed for these devices become more complex. These SOCs must support a growing list of audio requirements such as a wider range of high-definition audio-compression formats, multi-channel audio content, higher sampling rates and advanced audio post-processing functions.

In addition to the DSP audio processor, audio SOCs need seamlessly integrated analog codecs to provide connections for microphone, line, headphone and speakers, as well as digital peripherals. To deliver the necessary features, designers need to integrate more IP into the SOCs, and they need to do it with fewer resources, smaller budgets, and shorter project schedules.

Innovations in IP integration have traditionally been focused on the hardware aspects, but what really drives system complexity is the software. For audio applications, the software stack needs to support the latest audio standards from companies such as Dolby Laboratories, SRS Labs, DTS and Microsoft, as well as open-source formats like Ogg/ Vorbis and FLAC. All of these software components must be integrated in a media-streaming framework and then into the application software running on the host processor.

By Henk Hamoen. (Hamoen is Senior Product Marketing Manager, Synopsys, Inc.)


This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the EDN Magazine website.

Read more about
Synopsys, Inc.
on SOCcentral.com

Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, IP, intellectual property, cores, audio processing, Synopsys, EDN Magazine,
602/38986 8/7/2012 744 86


Designer's Mall
0.1523438



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.214  0.2382813