Page loading . . .

  
 Category: Magazine & Journal Articles Online: Current Month: Saturday, May 18, 2013
Understanding the Ivy Bridge Architecture  
Publication: Electronic Design Magazine
 Printer friendly
 E-Mail Item URL

August 2, 2012 -- The development of emerging technology is a race. Development takes time. The new generation of embedded components then needs more time before it's widely accepted in the industry. Of course, the manufacturer is challenged to keep costs in check while this whole process rolls out.

A look at the industry today draws attention to Ivy Bridge, the third-generation core processor from Intel. It's the newest processor on the market. Owing to its highly attractive feature set, it's also an ideal candidate for building sophisticated embedded applications. But such leaps in innovation increase the pressure on engineers to keep pace with their implementation.

Ivy Bridge is a good case history, since its improvements in performance, architecture, interface, power savings, graphics definition, and security are rendering it easier for embedded-systems manufacturers to advance their own designs and meet the tightening requirements of their markets. As designers take advantage of this technology, processor and systems engineers work together to collectively drive the embedded industry forward.

By Donald Palmer. (Palmer is Chief Technology Officer at General Micro Systems, Inc.)


This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the Electronic Design Magazine website.

Keywords: embedded system design, embedded systems, microcontrollers, MCUs, microprocessors, MPUs, Ivy Bridge architecture, Electronic Design Magazine
602/38990 8/2/2012 263 58


Designer's Mall
0.140625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.214  0.234375