Page loading . . .
Subscribe to SOCcentral'sSOC ExplorerNewsletterand receive news, article, whitepaper, and product updates bi-weekly.
Exec Viewpoint
Reducing Power by Raising theLevel of Abstraction
David PursleyDirector,Product MarketingForte Design Systems
The Many Facesof Low-Power Verification
Ghislain KaiserCEO, Docea Power
Maximizing the Value of Your Internal IP
Warren SavageCEO, IPextreme
Odd Parity
Summertime and the Livin' Ain't Easy
Mike DonlinThe Write Solution Odd Parity Archive
Barbara's Bytes
So, Just What Is ESL?
Barbara TuckSenior Editor,SOCcentral
SOC Design ASIC Design ASIC Verification FPGA Design CPLD Design PCB Design DSP Design RTOS Development Digital Design
Analog Design Mixed-Signal Design DFT DFM IC Packaging VHDL Verilog SystemC SystemVerilog
About SOCcentral.com
Sponsorship/Advertising Information
