Page loading . . .

  
 Category: Vendor Webcasts: Archived Webcasts: Sunday, October 26, 2014
Embedded Intel Atom Platforms: The ABC's of the Intel Boot Loader Development Kit   Featured
Sponsor: Intel Corp.
Webcaster: EE Times Education & Training
 Printer friendly
 E-Mail Item URL

July 21, 2011 -- This webinar is intended to provide a high-level knowledge of Intel- BLDK with Atom and the benefits of using Intel BLDK in the embedded market. It will focus on the platforms that Intel- BLDK supports as well as the features available. It will also explain the ecosystem that is supporting Intel- BLDK and how to get support.

Attendees will learn:
  • What Intel BLDK is and what makes it great for the embedded market.
  • Key features Intel BLDK supports.
  • The current roadmap of supported platforms with Intel BLDK.
  • The support available for companies that want to use it.


Go directly to the EE Times Education & Training webcast site to view this presentation. Registration may be required.

Keywords: embedded system design, embedded systems, EDA, EDA tools, electronic design automation, software development kits, SDKs, Intel, EE Times Education & Training,
336/34268 7/21/2011 836 93
Designer's Mall
Halloween countdown banner
0



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Executive
Viewpoint

Verification Contortions


Dr. Lauro Rizzatti
Verification Consultant
Rizzatti, LLC

Executive
Viewpoint

Deep Semantic and Formal Analysis


Dr. Pranav Ashar
CTO, Real Intent

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Tutorials, Whitepapers & App Notes
Archived Webcasts
Newsletters



About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
258.336  6.201172E-02