Page loading . . .

  
 Category: Vendor Webcasts: Archived Webcasts: Tuesday, May 21, 2013
How to Make Your SOC Simulation Run 100X Faster with Accelerated Verification IP   Featured
Sponsor: Cadence Design Systems, Inc.
Webcaster: EE Times Education & Training
 Printer friendly
 E-Mail Item URL

May 30, 2012 -- Verification teams commonly find that the large size of their SOCs exceeds the ability of logic simulators to effectively verify them. Simulation acceleration addresses this problem by coupling logic simulation with a hardware accelerator to deliver performance 100 to 1000 times faster than logic simulation. Until recently, the use of simulation acceleration has been limited by the inability to stimulate the design's interfaces at a rate fast enough to keep up with the accelerator.

Cadence now addresses this problem by providing a line of Accelerated VIP (AVIP) supporting several standard interfaces to unlock the inherent speed of simulation acceleration. The AVIP supports multiple user interfaces targeting various stages of product verification. In particular, AVIP enables reuse of simulation test benches based on the popular Universal Verification Methodology (UVM).

This webinar covers:

  • An overview of the current verification methods used to verify, IP, SOCs, and systems.
  • Detailed exploration of simulation acceleration including strengths and limitations.
  • The function of accelerated VIP (AVIP) in supporting simulation acceleration.
  • The various user interfaces of AVIP, the trade-offs of each, and the benefits for SOC verification and HW/SW integration.
  • Examples of success achieved on real designs.


Go directly to the EE Times Education & Training webcast site to view this presentation. Registration may be required.

Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, verification IP, intellectual property, cores, Cadence Design Systems, EE Times Education & Training
336/38537 5/30/2012 544 26


Designer's Mall
0.015625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
258.336  0.078125