Page loading . . .

  
 Category: Vendor Webcasts: Archived Webcasts: Friday, May 24, 2013
Simulation on the Cloud: Unlimited Possibilities   Featured
Sponsor: Aldec, Inc.
Webcaster: Aldec, Inc.
 Printer friendly
 E-Mail Item URL

June 28, 2012 -- Aldec introduces a new solution, Aldec Cloud, which enables users to run RTL and Timing simulation on the cloud. It provides access to a virtually unlimited number of high performance servers. By running simulations on Aldec Cloud, designers can cut their regression testing from days to hours or even minutes. Aldec Cloud offers flexible usage model, with the time slots from a few to a few hundred hours. Such usage model suits well for on-demand simulation peak usage. Saving on the hardware infrastructure and IT related cost is an additional benefit for pushing your simulations to the cloud.

Agenda

  • How Aldec Cloud helps solve resource bottleneck.
  • Who benefits the most from simulating on the Cloud.
  • Aldec Cloud Security.
  • Detailed overview to set up and run simulations on the Cloud.
  • Live demo.


Go directly to the Aldec, Inc. webcast site to view this presentation. Registration may be required.

Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, simulation, simulators, cloud computing, Aldec,
336/38759 6/28/2012 564 104


Designer's Mall
1.660156E-02



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
258.336  0.078125