Page loading . . .

  
 Category: SOCcentral Feature Articles & Columns: Feature Articles: Wednesday, April 23, 2014
Evolving Your Organization’s ABV Capabilities  
Contributor: Mentor Graphics Corp.
 Printer friendly
 E-Mail Item URL

May 17, 2010 -- Ensuring functional correctness on RTL designs continues to pose one of the greatest challenges for today’s FPGA and ASIC design teams. Very few project managers would disagree with this statement. In fact, an often cited 2004 industry study by Collett International Research revealed that 35% of the total ASIC development effort was spent in verification. [1] In 2007, a Far West Research study indicated the verification effort has risen to 46% of the total ASIC development effort. [2] Furthermore, these industry studies reveal that debugging is the fastest-growing component of verification, and that it consumes 52% of the total verification effort.

Unfortunately, with the increase in verification effort, the industry has not experienced a measurable increase in quality of results. For example, the Far West Research study indicated that only 28 percent of projects developing ASICs were able to achieve first silicon success. To make matters worse, the industry is witnessing increasing pressure to shorten the overall project development cycle. Clearly, new design and verification techniques, combined with a focus on maturing functional verification process capabilities within an organization (and the industry as a whole) are required.

Today we are witnessing a phenomenal increase in FPGA design starts as one means to reduce risk. In fact, Gartner recently reported that FPGAs now have a 30-to-1 edge over ASICs in design starts. Although FPGAs have traditionally been relegated to glue logic, low-volume production, or prototype parts used for analysis, this is no longer the case. Gate count and advanced features found in today’s FPGAs have increased dramatically to compete with capabilities traditionally offered by ASICs alone. The change in FPGA capabilities has results in the emergence of advanced FPGA system-on-chip (SoC) solutions, which includes the integration of third-party IP, DSPs, and multiple microprocessors—all connected through advanced, high-speed bus protocols. Accompanying these changes has been an increase in design and verification complexity, which traditional FPGA flows are generally not prepared to address. In this article, I talk about an easy technique for addressing verification complexity by evolving your organization’s simulation process capabilities—specifically through the adoption of assertion-based verification (ABV).

What is an assertion?

Informally, an assertion is a statement of design intent that can be used to specify design behavior. Assertions may specify internal design implementation features. For example, some aspect of a specific FIFO structure. Alternatively assertions may specify external architectural (or micro-architectural) features. For example, a bus protocol or even higher-level, end-to-end behavior that spans multiple design blocks.

One key characteristic of assertions is that they allow us to specify what the design is supposed to do at a high level of abstraction, without having to describe the details of how the design was implemented. Thus, this abstract view of the design intent is ideal for the verification process—whether we are specifying high-level requirements or lower-level implementation behaviors—by means of assertions.

Let’s examine a simple implementation assertion. For this example we use a simple two-client arbiter, as illustrated in Figure 1.

Figure 1. A simple two-client arbiter.


A requirement of our simple two-client arbiter is that the grants remain mutually exclusive to prevent resource conflicts when accessing a shared resource. In other words, for our specific example, the arbiter should never assert gnt[0] and gnt[1] at the same time. We can specify this requirement using a SystemVerilog assertion, as demonstrated in Figure 2.

Figure 2. SystemVeriog assertion for mutually exclusive grants.


Does this stuff really work?

Now the benefit of having this particular assertion present during the course of simulation, is that if there is a bug in our arbiter implementation, which caused two grants to be asserted at the same time, then our assertion would trigger. Thus, any improper or unexpected behavior can be caught closer to the source of the design error, in terms of both time and location. Hence, the use of assertions dramatically reduces our debugging effort.

When asked what the biggest bottleneck in their verification flows, the Far West Research participants responded that debugging was their issue, as illustrated in Figure 3. Hence, anything that can be done to reduce the debugging effort is a huge win for the overall project schedule.

Figure 3. Effort allocation of dedicated verification engineers by type of activity. Debugging is the bottleneck!


Assertions significantly reduced debugging time, as measured and described in the following case studies:

  • 50% reduction in simulation debugging time published by IBM [3].
  • 50% reduction in simulation debugging and 85 percent reduction in formal debugging time published by Sun Microsystems [4].

From these case studies, a common theme emerges: when design and verification engineers use assertions as a part of the methodology, they are able to detect a significant percentage of design failures while reducing debugging time as a result of improved observability.

Controllability and observability

Fundamental to the discussion of assertion-based verification is understanding the concepts of controllability and observability. [5] Informally, controllability refers to the ability to influence or activate a specific line of code within the design by stimulating various input ports. Note that, while in theory a simulation testbench has high controllability of the design model’s input ports during verification, it can have very low controllability of an internal structure within the model. Observability, in contrast, refers to the ability to observe the effects of a specific stimulated line of code. Thus, a testbench generally has limited observability if it only observes the external ports of the design model (because the internal signals and structures are often indirectly hidden from the testbench).

To identify a design error using a simulation testbench approach, the following conditions must hold:

  • The testbench must generate proper input stimulus to activate a design error.
  • The testbench must generate proper input stimulus to propagate all effects resulting from the design error to an output port.

It is possible, however, to set up a condition where the input stimulus activates a design error that does not propagate to an observable output port, as illustrated in Figure 4.

Figure 4. Poor observabiity and controllability misses bugs.


Embedding assertions in the design model increases observability. In this way, the testbench no longer depends on generating input stimulus to propagate a design error to an observable port. In fact, one observations made by teams just getting started with ABV, is that after the assertions are enabled, their simulations that had previously been working often fail as new bugs are identified due to improved observability. Thus resulting in an overall reduction of debugging time. While embedded assertions help solve the observability challenge in simulation, they do not help with the controllability challenge. However, the existence of assertions within the flow does open up the possibility for utilizing formal property checking to target critical or high-value assertions, thus addressing the controllability challenge.

Who should write the assertions?

A question I often hear by engineers just getting started with ABV is “who should write the assertions?” Assertions added at any level of hierarchy clearly benefit verification by reducing debugging time while clarifying design intent. Certainly multiple stakeholders within the design and verification process can contribute to the assertion development process—thus reducing ambiguities while improving observability.

Figure 5 illustrates a typical design refinement process through various levels of abstraction and the stakeholders associated with each level. Adoption of assertions in the industry, at the time of this writing, has predominately occurred within the block and module level. They can be called implementation assertions. This adoption trend is partially due to the lack of effective guidelines for assertion use at higher levels of design hierarchy (or abstraction) and confusion about which stakeholders should contribute to the assertion development process.

Figure 5. Stakeholders and levels of abstraction.


Although an architect can contribute to the assertion development effort by defining global properties (derived from the architecture and micro-architectural specification) that must hold across multiple possible implementations, the design engineer contributes by writing internal white-box assertions derived from the implementation. In addition, the verification engineer contributes by developing assertions that specify correct interface behavior between units and between blocks. The verification engineer also contributes by developing black-box, end-to-end assertions across design components.

From a verification planning perspective, the verification engineer generally does not track any of the low-level implementation assertions added to the RTL by the design engineer. These low-level assertions are analogous to checking that a pointer is not NULL before it is used in a software program. They are invaluable at isolating problems, and you will be very glad they are there when a problem occurs (to simply debugging), yet these assertions do not map back to any requirements defined in the architectural or micro-architectural specification. For the mature design team, who have applied an ABV methodology on multiple projects, you will typically find tens of thousands of these low-level assertions for larger designs (for example, >10M gates).

The verification engineer is generally concerned with assertions above the RTL implementation (that is, architectural and micro-architectural assertions. Examples of these type of assertions include block-level interfaces and bus protocols, as well as multi-block endto-end assertions. Unlike low-level implementation assertions, these higher-level assertions are often defined and tracked as part of the verification planning process.

Getting started with ABV

There are two industry assertions language standards available today:

  • An assertion language embedded in the IEEE 1800-2005 SystemVerilog standard known as SVA
  • The IEEE 1850-2005 Property Specification Language PSL

In addition, there is an assertion library standard from Accellera known as the Open Verification Library (OVL) [6], which is available in Verilog, VHDL, SystemVerilog, and PSL.

From the perspective of an FPGA or ASIC designer who is just getting started with assertions, the OVL provides a simple learning curve for adoption. The designer can instantiate one of the Verilog or VHDL OVL checkers directly into their RTL design without having to learn an assertion language. In fact, what we see today is that often these low-level implementation assertions are just simple Boolean checks, which do not require the full power of either PSL or SVA.

From a verification engineer’s perspective, PSL or SVA serves their needs better due to the expressiveness of these languages. These engineers are focused on writing higher-level assertions, such as bus protocols or end-to-end assertions involving multiple blocks.

Next steps

To learn more about ABV and how to evolve your organization’s verification process capabilities, visit the Verification Academy web site at www.verificationacademy.com.

Also, we are actively working on our next module for the Verification Academy, to be titled FPGA Verification. The new module is organized into eight sessions and is based on Ray Salemi’s book titled FPGA Simulation. [7] This module provides a step-by-step guide to evolving an FPGA project team’s verification capabilities and covers topics such as: code coverage, test planning, assertions in the FPGA world, transactions, self-checking test-benches, automatic stimulus, and functional coverage. Although the primary target for this module is project teams in the FPGA space, this module also provides an excellent basic introduction to advanced functional verification techniques. The first set of sessions are now available.

By Harry Foster.

Harry Foster is Chief Verification Scientist, DVT Mentor Graphics Corp. and chairman of both the Accellera Formal Verification Committee and the IEEE-1850 PSL Working Group. He is the original developer of the Open Verification Library and author of four technical books (“Principles of RTL Design,” Second Edition, 2001; “Assertion-Based Design,” 2004; “Applied Formal Verification,” 2006; and “Creating Assertion-Based IP,” 2008).

References

[1] R. Collett, “2004 IC/ASIC functional verification study,” Industry Report from Collett International Research, p. 34, (2004)
[2] FarWest Research 2007 industry study in conjunction with Mentor Graphics,
[3] Y. Abarbanel, I. Beer, L. Gluhovsky, S. Keidar, Y. Wolfsthal, “FoCs—Automatic Generation of Simulation Checkers from Formal Specifications,” Proc. 12th International Conference Computer Aided Verification, pp. 414-427 (2000)
[4] B. Turumella, M. Sharma, M., “Assertion-based verification of a 32 thread SPARCTM CMT microprocessor,” In Proceedings of the 45th Design Automation Conference, DAC 2008, pp. 256 – 261, (2008)
[5] E. Marschner, H. Foster, “Assertion-Based Verification,” EDA for IC System Design, Verification, and Testing (Electronic Design Automation for Integrated Circuits Handbook), edited by L. Scheffer, L. Lavagno, G. Martin, CRC Press, pp. 18-1..18-12 (2006)
[6] Accellera Standard OVL Library Reference Manual, www. accellera.org (2008)
[7] R. Salemi, FPGA Simulation, Boston Light Press (2009)

Go to the Mentor Graphics Corp. website to learn more.

Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, functional verification, assertion based verification, assertion-based verification, ABV, SOCcentral, Mentor Graphics,
488/31339 5/17/2010 2953 2953
Add a comment or evaluation (anonymous postings will be deleted)

Designer's Mall
Cinco De Mayo countdown banner
0.890625



 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Executive
Viewpoint

Progressive Static Verification Leads to Earlier and Faster Timing Sign-off


Graham Bell
VP of Marketing,
Real Intent

Executive
Viewpoint

Threading the Way
through
SOC Verification


Thomas L. Anderson
VP of Marketing,
Breker Verification Systems

Odd Parity

What? You Haven't Made Any Resolutions?


Mike Donlin
The Write Solution

Odd Parity Archive

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters



About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
553.488  0.96875