Page loading . . .

  
 Category: SOCcentral Feature Articles & Columns: Feature Articles: Thursday, April 24, 2014
Factors Compelling Greater Use of Embedded One-Time Programmable Memory  
Contributor: Kilopass Technology, Inc.
 Printer friendly
 E-Mail Item URL

March 24, 2011 -- The need to provide more functionality at lower cost in small portable devices is driving the demand for more processors on a single chip. Market research firm In-Stat cites MCUs, DSPs, applications processors, and baseband processors among those now being integrated. This trend is creating new demand for embedded anti-fuse, one-time programmable (OTP) non-volatile memory (NVM) intellectual property (IP). NVM OTP IP is becoming desirable to contain microcode storage such as boot loaders, protocol stacks, embedded control programs and data storage such as encryption keys, personal identification numbers (PINs), and event recording (time stamps, counter values, sensor data, etc.).

One application for embedded NVM OTP is to contain boot code, which can range in size from 8kBytes to 512kBytes for applications processors. NVM OTP is particularly attractive in this instance because of the added security it provides. The memory is impervious to conventional means of reverse engineering: de-processing and scanning electron microscope, providing a much superior protection compared to any metal/via ROM or fuse or poly fuse technology.

Bringing the boot code on-chip as opposed to storing it off-chip and loading it into embedded SRAM on initialization has the added benefit of reducing total bill-of-material cost by eliminating an unnecessary chip and saving on the order of $0.10. If the code is currently stored in embedded flash or EPROM, using NVM OTP instead eliminates the added mask layers these embedded devices add to the total chip manufacturing cost.

For baseband processors handling Bluetooth, 802.11, FM, CDMA, GSM, among others depending on geography, NVM OTP is providing protocol stack storage for each of these communications standards. The memory is also desirable for fixing problems that show up in final silicon. For example, if the design team determines that the Bluetooth radio is interfering with the 802.11 radio after tape-out, instead of a design re-spin, the problem might be solved by fixes to the microcode in NVM OTP memory. Using the Kilopass latest 4-MByte Gusto offering, for example, chip designers can accommodate several microcode fixes over the life of the product.

One application where NVM OTP is proving particularly useful is in compliance testing. When a bug is encountered during compliance testing and the device has burned-in ROM, the chip must be fixed and the compliance test repeated, resulting in a time-to-market delay of several months. With NVM OTP, the bug is patched and the compliance test resumes without any delay.

The other compelling force driving increased adoption of NVM OTP is process technology evolution. Kilopass NVM OTP is manufactured in a standard CMOS process making it available on each new process generation as soon as the process is ready for commercial production. Kilopass NVM OTP scales with advanced process nodes resulting in increased capacities for a given die area with each new process generation. This provides larger cost-effective on-chip storage and facilitates new applications.



By Edward Cheng.

Edward Cheng is the Field Marketing and Applications Manager at Kilopass, Inc.. Prior to Kilopass, Edward was the Sr. Staff Applications Engineer at Telegent Systems, supporting customers and teams on areas of software integration, RF hardware design, and system bring-up and debug.

Go to the Kilopass Technology, Inc. website to learn more.

Keywords: ASICs, ASIC design, IP, intellectual property, cores, one-time-programmable memory, OTP memory, nonvolatile memory, non-volatile memory, NVM, Kilopass Technology,
488/33495 3/24/2011 2643 2643
Add a comment or evaluation (anonymous postings will be deleted)

Designer's Mall
Cinco De Mayo countdown banner
0.9140625



 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Executive
Viewpoint

Progressive Static Verification Leads to Earlier and Faster Timing Sign-off


Graham Bell
VP of Marketing,
Real Intent

Executive
Viewpoint

Threading the Way
through
SOC Verification


Thomas L. Anderson
VP of Marketing,
Breker Verification Systems

Odd Parity

What? You Haven't Made Any Resolutions?


Mike Donlin
The Write Solution

Odd Parity Archive

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters



About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
553.488  0.984375