Page loading . . .

  
 Category: SOCcentral Feature Articles & Columns: Feature Articles: Thursday, May 23, 2013
Understanding the Cost of Not Prototyping  
Contributor: S2C, Inc.
 Printer friendly
 E-Mail Item URL

October 24, 2011 -- Before answering the question of the cost of not prototyping let's understand why you should prototype. The prototyping that I am talking about is FPGA prototyping of SOC and ASIC designs before committing the designs to production.

The main advantages of prototyping are:
  • Finding errors that are virtually impossible to find with simulation and emulation techniques.
  • Early software development on a prototype of the target system.
  • Being able to debug the design in the real environment.

There are two graphs that point out the advantages of FPGA prototyping. The first is the famous International Business Strategies graph that software is not only the most expensive but the fastest growing SOC development cost. Impacting this cost is important in reducing the overall SOC development cost.


The second graph shows the comparison between the effective clock speeds of the different verification technologies.


A couple of things jump out at me. One is that simulation is way too slow to verify system-level problems. There is just not enough time to look for all of the system corner cases of a 1-GHz system running at 40Hz (25,000 times slower). Simulating 4 hours of system operation would take 11.4 years; clearly not practical. Prototyping can run close to actual system speeds so that real system problems can be discovered and eliminated.

Software development

We often think about FPGA prototyping as a hardware-development tool. It is that, but the big payback is in software development. Since software development is the fastest-growing and most-expensive SOC development expense, savings here are important. Being able to write your drivers and software on the target platform is far more efficient than using a computer model. The developer has virtually instant feedback if the software is working correctly. Also, software development can start as soon as the prototype is stable, often shaving months off of a SOC-development schedule.

The cost of not prototyping

Now, let's answer the initial question: what is the cost of not prototyping. To me the obvious cost is not being able to do an adequate system-level test before the chips are back from the foundry. Finding an error at this point is incredibly costly. It could be the difference between the success or failure of a project.

Time-to-market is everything in this fast-moving electronics market. Getting to market early because you were able to start developing your software a couple of months earlier in the much more efficient target environment can also be the difference between the success or failure of a project.

An often overlooked benefit of prototyping is that the marketing people can give the prototypes to the perspective customers to validate that the feature set meets the market requirements. A working prototype is far more powerful than a well-written datasheet in conveying the actual product functionality.

So, to sum up that the costs of not prototyping:
  • Inadequate debug resulting in product introduction delays or even completely missing the market.
  • Getting to market with the wrong functionality.
  • Getting to market late because of not getting an early start on the software development.

By Steve Pollock.

Steve Pollack is the Vice President for Marketing and Business Development at S2C, Inc.

Go to the S2C, Inc. website to learn more.

Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, emulators, emulation, prototyping, SOCcentral, S2C,
488/34951 10/24/2011 3159 3159
Add a comment or evaluation (anonymous postings will be deleted)



Designer's Mall
0.90625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
553.488  0.984375