Page loading . . .

  
 Category: SOCcentral Feature Articles & Columns: Feature Articles: Saturday, October 25, 2014
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 (312 Entries)

Verification Contortions

 

October 20, 2014 -- The verification tasks associated with debugging a chip design often seem like a job for a contortionist from Cirque du Soleil. Way too many of the verification engineers I know seem to contort their brains into pretzel-like ... read more

Deep Semantic and Formal Analysis: An Effective Tag Team for Static Verification 

September 8, 2014 -- A fundamental and secular change is underway in SOC verification. It is moving away from a tool-based to a verification-objective-driven mind set for design sign-off at the RT level. SOC companies are coming to rely on RTL s ... read more

Threading the Way through SOC Verification 

System-on-chip (SOC) projects have a gap between simulation testbenches and hardware-software co-verification in emulation or prototypes. Testbenches compliant with the Universal Verification Methodology (UVM) standard have no provision for running ver ... read more

Seeing Your IC Designs in 3D 

The semiconductor industry is rapidly moving towards deployment of FinFET transistors. These 3D devices are expected to provide important benefits such as lower static leakage leading to lower power ICs, and high drive currents enabling faster switchin ... read more

Progressive Static Verification Leads to Earlier and Faster Timing Sign-off 

January 22, 2014 -- As SOC design crosses the billion-gate threshold the cost of errors grows dramatically. The demand that engineers ensure their work is as correct as possible and as soon as possible in the design process has become more ... read more

Five Emerging DRAM Interfaces You Should Know About for Your Next Design 

December 30, 2013 -- Because dynamic random-access memory (DRAM) has become a commodity product, suppliers are challenged to continue producing these chips in increasingly high volumes while meeting extreme price sensitivities. It's no easy feat ... read more

Using Channel Coding to Verify and Increase the Performance of Channel-Coding Algorithms 

December 9, 2013 -- Low-density parity-check (LDPC) error-correcting algorithms are used to transmit messages over very noisy transmission channels. That ability makes them highly advantageous in high-speed digital communications technologies su ... read more

Design Flow, IP and Process Technology: Together at Last 

November 25, 2013 -- When ICs went into mass production over 50 years ago, the world was a very different place. Full-custom design and manufacturing know-how was concentrated in a few vertically integrated IDMs. With the shift to ASICs, the se ... read more

Who's Managing Your Power Management? 

September 30, 2013 -- Today's complex systems employ a wide variety of semiconductor technologies. From the deepest sub-nanometer processors to the analog I/O, it's easy to see the need for power management devices for 1.0V, 1.2V, 1.5V, 1.8V, 2. ... read more

Environmentally Friendly Emulation without Compromises 

September 9, 2013 -- Since the dawn of EDA*, the business has been predominantly a software industry, with one notable exception. From the very beginning, the software-based design verification tools (primarily logic simulators) have been assist ... read more

Closing the Development Loop with Virtual Prototyping 

September 9, 2013 -- Abstraction has always been the primary facility for electronic systems design productivity. RTL is still the primary abstraction level for hardware design, but, because of slow simulation speeds and the difficulty to create ... read more

Asymmetric Multiprocessing with Heterogeneous Architectures: Use the Best Tool for the Job 

September 6,2013 -- Often, the term "multiprocessing" is associated with tightly-coupled symmetric multiprocessing (SMP) architectures, due in large part to SMP's prevalence in high-performance computing, x86/x64 servers, and PCs. Unfortunately, ... read more

Reducing Power by Raising the Level of Abstraction 

May 30, 2013 -- It's well-known and accepted that decisions that have the most impact on power (or performance, for that matter) occur early in the design process at the architectural level. Some experts, such as Dr. Gary Delp at LSI, claim that ... read more

Increasing SOC Performance and Reducing Power Consumption through Memory Request Optimization 

May 29, 2013 -- Today's SOCs comprise many system clients; each contending for memory resources. Clients include multi-threaded/ multi-issue CPUs, high-end GPUs, video encode/ decode engines, and audio subsystems just to name a few. One of the S ... read more

A Comparison of OVM and UVM 

May 27, 2013 -- The Universal Verification Methodology (UVM) is a standardized hybrid methodology for verifying complex design in the semiconductor industry. It has superseded the Open Verification Methodology which was an Open Source verificati ... read more

The Many Faces of Low-Power Verification 

May 23, 2013 -- Power is a key factor in our beloved smartphones and tablets because they operate from a limited power source. Medical applications and automotive chips must account for power due to the thermal considerations in harsh or constra ... read more

The Next Roadblock to Custom-Design Productivity: Design Constraints 

May 21, 2013 -- Design constraints, which express design intent, are one of the pieces of ancillary data that are critical to the success or failure of a custom design. Design constraints aren't usually contained within layout files or library i ... read more

Maximizing the Value of Your Internal IP 

May 15, 2013 -- Everyone today understands the essential importance of third-party semiconductor intellectual property (IP) to the health of the semiconductor industry. Considerably less attention is given to the importance of a strong, servicea ... read more

Yes, Virginia, There Is a Stitch-and-Ship 

April 5, 2013 -- Breker Verification System's Maheen Hamid recently published an article [1] warning about the dangers of the "stitch-and-ship" approach that some system-on-chip (SOC) teams employ. She discussed argument that if all the individu ... read more

Formal Verification Works Well for Connectivity Checking 

March 15, 2013 -- Connectivity checking the verification of device wiring is among the many unheralded, yet essential, tasks in ASIC design. In a nutshell, it's making sure that the connections between blocks of logic are correct. This is no ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Executive
Viewpoint

Verification Contortions


Dr. Lauro Rizzatti
Verification Consultant
Rizzatti, LLC

Executive
Viewpoint

Deep Semantic and Formal Analysis


Dr. Pranav Ashar
CTO, Real Intent

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Tutorials, Whitepapers & App Notes
Archived Webcasts
Newsletters



About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
553.488  0.265625