Page loading . . .

  
 Category: Vendor Webcasts: Upcoming Webcasts: Saturday, May 18, 2013
Meeting the Challenges of Next Generation Wireless System and RF Design  
Sponsor: AWR Corp.
Webcaster: EE Times Education & Training
 Printer friendly
 E-Mail Item URL

December 12, 2006 -- The complexity of next generation wireless standards necessitates a unified baseband and RF design methodology that takes into account the interaction and trade-offs between circuit and system implementations. The design of such systems requires that they perform within specified bounds in terms of numerous transmitter and receiver metrics such as adjacent channel leakage ratio (ACLR), error vector magnitude (EVM), receiver sensitivity, and bit-error-rate (BER) in various channel conditions and interference environments. A competitive design requires that the system meets the performance metrics while keeping the implementation complexity sufficiently low.

This seminar describes a system design framework that encompasses the design, evaluation and optimization of these systems and gives key insight into implementation issues in order to meet the conformance requirements. As an example, the seminar will investigate the implementation of the physical layer of a WCDMA/HSDPA system using a direct-down conversion architecture.

Go directly to the EE Times Education & Training webcast site to view this presentation. Registration may be required.

Keywords: EE Times Education & Training, TechOnLine, AWR, wireless, EDA tools,
336/21142 12/12/2006 2432 564


Designer's Mall
0.015625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
258.548  0.078125