Page loading . . .

  
 Category: Vendor Webcasts: Upcoming Webcasts: Tuesday, May 21, 2013
Simplifying Power Design for Embedded Systems   Featured
Sponsor: Avnet Electronics Marketing
Webcaster: EE Times Education & Training
 Printer friendly
 E-Mail Item URL

October 3, 2012 -- Designing a DC/DC power supply for embedded systems involves many tradeoffs that impact performance, stability and reliability. This webinar will review several common design challenges such as maximizing thermal performance with limited to no airflow, complying with EMI standards and ensuring overall system scalability when powering digital processors. Learn how Texas Instrument's Simple Switcher products can help you overcome these design challenges quickly and easily, providing a complete ease of use experience.

What you will acquire

  • A basic understanding of power supply design tradeoffs that impact performance, stability and reliability
  • An understanding of how to maximize thermal performance and comply with EMI standards to create a scalable solution for powering digital processors
  • Knowledge of available development tools and design resources

For a limited time, Avnet Electronics Marketing and TI are offering 50% off the listed AvnetExpress.com resale of an array of TI Simple Switcher development tools. Offer valid while supplies last. The discount code will be provided at the end of the web cast.

Go directly to the EE Times Education & Training webcast site to view this presentation. Registration may be required.

Keywords: embedded system design, embedded systems, power analysis, power optimization, low power design, low-power design, Texas Instruments, Avnet Electronics Marketing, EE Times Education & Training,
336/39111 10/3/2012 698 169


Designer's Mall
0.015625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
258.548  0.046875