Page loading . . .

  
 Category: News: News Archive 2004: Tuesday, May 21, 2013
MIPS Technologies Forms Alliance with DNP to Offer SOC Design Services  
 Printer friendly
 E-Mail Item URL

April 7, 2004 -- MIPS Technologies, Inc. and Dai Nippon Printing Co, Ltd. (DNP) have formed an alliance where DNP will provide comprehensive System on Chip (SoC) design services utilizing the MIPS32 4KE processor family and MIPS64 5Kc and 5Kf cores.

"The industry-standard MIPS architecture features synthesizable and configurable options at low power consumption levels. These play an important role in helping reduce developmental lead-times for next-generation SOC applications. By offering our clients MIPS-Based solutions, DNP will emerge as a leading design center for the high-growth digital consumer electronics industry," said Yoshiyuki Nakagawa, director and general manager of Electronic Component Operations at DNP.

"DNP's customers in Japan and around the world now have the advantage of using DNP's design services expertise to base their future products upon an industry-standard hardware platform," said Jack Browne, vice president of worldwide sales at MIPS Technologies. "They can enjoy the benefits of a wealth of software tools and peripheral IP and ensure that their investment is secure for years to come."

Go to the MIPS Technologies, Inc. website to find additional information.

E-mail MIPS Technologies, Inc. for more information.

Read more about
MIPS Technologies, Inc.
on SOCcentral.com


Keywords: MIPS Technologies,
550/5401 4/7/2004 1320 247


Designer's Mall
0.453125



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.550  0.5