Page loading . . .

  
 Category: News: News Archive 2004: Tuesday, May 21, 2013
IBM, Chartered Expand 90nm Joint Design Enablement Program, Enhance Foundry Compatibility with Key EDA Support  
 Printer friendly
 E-Mail Item URL

May 24, 2004 -- IBM and Chartered Semiconductor Manufacturing have announced support from leading EDA suppliers for their cross-foundry design enablement program, starting at 90nm.

Under separate collaborations also announced today, the jointly developed IBM-Chartered 90nm process platform was bolstered through the addition of nanometer-scale design libraries, EDA tools and standard foundry reference flows from Cadence Design Systems, Magma Design Automation, Mentor Graphics Corporation, and Synopsys.

Cadence, Magma, Mentor, and Synopsys are working closely with IBM and Chartered to characterize their design technologies, pre-verify design data and validate tool flows that can help lower the customer risk and cost associated with adopting the 90nm process, as well as streamline the ability to seamlessly move between the two foundries. Key deliverables include:
  • Cadence RTL-to-GDSII reference flow based on the Encounter(TM) digital IC design platform;
  • Magma design enablement kit with RTL-to-GDSII reference flow for its Blast Create, Blast Plan and Blast Fusion advanced IC design tools;
  • Mentor Calibre design-to-silicon platform support for physical design verification; and
  • Synopsys RTL-to-GDSII implementation flow based on the Galaxy Design Platform and verification based on the Discovery Verification Platform.

"It is critical that we continue to develop and support a global technology platform that gives our customers access to the industry's most advanced 90nm process and do it in a way that makes moving between our two foundries transparent. As part of our collaboration with Chartered, customers get support from these key EDA suppliers simultaneously for both foundries, saving valuable time and providing enhanced sourcing options," said Tom Reeves, vice president, semiconductor products and solutions, IBM Systems & Technology Group. "By working closely with experts that are deeply involved with issues such as power, signal integrity, timing closure and design for manufacturing, we can streamline the development process for our mutual customers."

"A world-class process platform requires support from world-class technology suppliers," said Kevin Meyer, vice president of worldwide marketing and services at Chartered. "With the help of EDA innovators including Cadence, Magma, Mentor Graphics, and Synopsys, we're building a design ecosystem for the IBM-Chartered process that is the most robust and production-worthy in the industry, and brings the benefits of both 90nm silicon and seamless foundry compatibility to leading-edge product developers. Our collaboration with IBM is focused on providing an unprecedented level of flexible access to leading-edge capacity from two of the world's leading manufacturers."

Earlier this year, IBM and Chartered announced the first milestone in the cross-foundry design enablement program -- shared library support with two leading suppliers of baseline libraries, Artisan Components, Inc. and Virage Logic Corporation.

Go to the IBM Corp. website for details.

Read more about
IBM Corp.
and
Chartered Semiconductor Manufacturing, Ltd.
on SOCcentral.com


Keywords: IBM, Chartered Semiconductor,
550/6717 5/24/2004 1593 297


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.550  0.453125