Page loading . . .

  
 Category: News: News Archive 2004: Sunday, May 19, 2013
IC Manage to Deliver Next Generation IC Design Data Management System  
 Printer friendly
 E-Mail Item URL

May 24, 2004 -- IC Manage, Inc. today announced its official company launch, offering its next generation IC design management system to improve designer productivity and eliminate the problems associated with tracking and configuring designs. According to the company, the IC Manage solution can easily manage, track, and configure an entire enterprise's design data, resulting in higher design team productivity.

IC Manage's system delivers comprehensive configuration management that allows engineers to intuitively manage the complex environments needed when designing at multiple levels of abstraction and when re-using components. The IC Manage solution eliminates the widespread problems caused by copying the design or components in order to manage changes during the development process.

IC Manage is the commercial evolution of cdsp4, a successful Open Source integration developed in 1998 between the Perforce Fast Software Configuration Management (SCM) System and the Cadence Design Framework II tools. Shiv Sikand, Vice President of Engineering at IC Manage, originally developed cdsp4 to streamline the MIPS processor and Advanced Graphics development at Silicon Graphics Inc. Cdsp4 is in use at many companies, including NVIDIA and ATI Technologies, and has been an integral part of the flow for a large number of successful designs.

"The success of cdsp4 convinced us that there is a need for a high performance commercial solution," said Dean Drako, President and CEO of IC Manage. "Instead of using older RCS-derived tools, we are developing a solution building on the capabilities of Perforce to deliver performance, capacity, and reliability far superior to existing solutions."

IC Manage, via an exclusive arrangement with Perforce Software, Inc, incorporates the Perforce Fast SCM System in its solution. The Perforce System provides IC Manage a database which has proven reliable and robust both in large deployments and over long periods of time.

"We have been collaborating with Mr. Sikand since 1998, adding specific features to better support his efforts in IC design," said Christopher Seiwald, President and CTO of Perforce Software and IC Manage board member. "While the development model for hardware might seem very different than software, asset management is an integral part of both models and Perforce is ideally suited to bring greater accuracy, control and productivity to the hardware design environment."

IC Manage is currently undergoing beta testing at a major semiconductor company and general availability is scheduled for early summer.

Go to the IC Manage, Inc. website to find additional information.

E-mail IC Manage, Inc. for more information.

Read more about
IC Manage, Inc.
on SOCcentral.com


Keywords: IC Manage, EDA,
550/6724 5/24/2004 1179 216


Designer's Mall
0.375



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.550  0.453125