Page loading . . .

  
 Category: News: News Archive 2004: Friday, May 24, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 (1178 Entries)
Siemens Adopts Mentor Graphics Catapult C Synthesis Tool 

May 31, 2004 -- Mentor Graphics Corp. today announced that Siemens Information and Communications Networks (ICN) has reduced C source to RTL implementation time by 50 percent on a strategic project using the new Mentor Graphics Catapult C Synthe ... read more

Adveda Announces Generator for Fast SystemC Simulation Models 

May 31, 2004 -- Adveda has announced its Univers Modeler, an extension to Adveda's ultra-fast RTL simulator, which generates a SystemC wrapper or a PLI wrapper around a native simulation model, compiled within this simulator. This allows users u ... read more

The Open SystemC Initiative Grows to Over Twenty Thousand Users 

May 31, 2004 -- The Open SystemC Initiative (OSCI) announced that is has passed a major milestone in language adoption with the growing numbers of users having exceeded the twenty thousand mark. This record growth points to a full house for the ... read more

The Open SystemC Initiative and OCP-IP Join Forces to Target TLM Layer Standardization 

May 31, 2004 -- The Open SystemC Initiative (OSCI) and Open Core Protocol International Partnership (OCP-IP) are joining forces to work toward the common goal of an interoperable modeling infrastructure for Transaction Level Modeling (TLM) with ... read more

Summit Design Introduces New Advances in ESL and Delivers Native SystemC in Visual Elite 4.0 

May 31, 2004 -- Summit Design, Inc. will introduce its latest Visual Elite ESL product at DAC 2004. The Visual Elite ESL product line now features Advanced SystemC Modeling and Analysis offering a state-of-the-art front-end, along with complete ... read more

eASIC Tapes-out First Structured ASIC Array 

May 28, 2004 -- eASIC Corp. has announced taping out of its first Structured ASIC array to be fabricated by a European IDM partner at 0.13 micron process technology. The taped-out array called FA1, is the smallest member of the company’s Structu ... read more

Accellera Transfers SystemVerilog 3.1a Standard to IEEE Standards Association 

May 28, 2004 -- Accellera and the IEEE Standards Association have announced that Accellera is offering the copyright of the language reference manual (LRM) for the SystemVerilog 3.1a hardware description and verification language (HDVL) to the I ... read more

eASIC Raises $5 Million in Third Round of Funding 

May 28, 2004 -- eASIC Corp. has secured $5 million in equity financing from Kleiner Perkins Caufield & Byers, in a third round of funding. The previous funding rounds involved angel investors and semiconductor industry veterans. Vinod Khosla, w ... read more

NEC Picks Real Intent's Verix for Formal Assertion-Based Verification 

May 28, 2004 -- Real Intent, Inc. today announced that NEC Electronics has selected its flagship product Verix for formal verification. NEC Electronics has deployed Real Intent's formal assertion-based software in its flow to improve verificatio ... read more

Ikanos Communications Streamlines Distributed Development Using ClioSoft's Data Management Solutions 

May 27, 2004 -- ClioSoft, Inc.today announced that Ikanos Communications, developer of highly programmable chipsets that exceed 100 Mbps over a single copper pair, standardized on ClioSoft's SOS data management solution for all its designers. ... read more

Golden Gate Technology Secures $9 Million in Funding 

May 27, 2004 -- Golden Gate Technology announced the close of its first-round venture capital funding with a $9 million investment by Lightspeed Venture Partners and Horizon Ventures. Golden Gate Technology (GGT) will use the funds to expand and ... read more

Aldec Joins PSL/Sugar Consortium 

May 27, 2004 -- Aldec, Inc. today announced that it has joined the PSL/Sugar Consortium. The Property Specification Language promoted by the PSL/Sugar consortium is an integral element in Aldec’s roadmap of EDA tools, and the company is committe ... read more

Cadence to Open Research and Development and Customer Support Center in Russia 

May 26, 2004 -- Cadence Design Systems, Inc. has opened its first office in Moscow as the latest in a series of strategic investments by Cadence in Russia.

The Moscow office will house more than 70 employees, who will focus on EDA tool d ... read more

Magma Joins Accellera 

May 26, 2004 -- Magma Design Automation, Inc. has become a corporate member of Accellera, the electronics industry organization focused on EDA standards. By joining Accellera, Magma has pledged to become actively involved in defining and evolvin ... read more

ProDesign Joins OCP-IP Partner Program 

May 26, 2004 -- ProDesign has announced membership in OCP-IP. ProDesign, which offers the CHIPit product family for high end prototyping and emulation platforms, joined the OCP-IP to optimize the verification flow, reduce design time and reduce ... read more

Renesas Electronics Adopts Synopsys' Jupiter XT Design Planning Flow for 90 Nanometer Designs 

May 26, 2004 -- Renesas Electronics Corp. has adopted Synopsys' JupiterXT design planning flow to improve turnaround time on chips for leading consumer electronics devices. Renesas Electronics is expanding its commitment to Synopsys' Galaxy Des ... read more

Silvaco Delivers Full-Chip Parasitic Extraction Products 

May 26, 2004 -- Silvaco International has announced the release of HIPEX full-chip parasitic extraction products that perform 3D-accurate and 2D-fast extraction of parasitic capacitors and resistors from hierarchical layouts into hierarchical tr ... read more

Xilinx Simplifies QDR II SRAM Memory Interfacing with New Virtex-II Pro Memory Tool Kit 

May 25, 2004 -- Xilinx, Inc. has announced the immediate availability of a programmable 200 MHz QDR II SRAM Memory Tool Kit. Leveraging the high-performance Xilinx Virtex-II Pro Platform FPGA, 200MHz performance can be easily achieved using mid- ... read more

Accelerated Technology's Nucleus RTOS Now Available for Embedded Devices Built to NAFEM Standards 

May 25, 2004 -- Accelerated Technology, the Embedded Systems Division of Mentor Graphics Corp. has announced that the Nucleus RTOS now supports the North American Association of Food Equipment (NAFEM) Data Protocol, a set of management in ... read more

PLX Technology Announces Completion of NetChip Technology Acquisition 

May 25, 2004 -- PLX Technology, Inc. today announced that its acquisition of NetChip Technology, Inc. has been approved by PLX stockholders at the company's annual meeting. NetChip is a privately held, fabless supplier of high-performance semico ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.550  2.75