Page loading . . .

  
 Category: News: News Archive 2004: Saturday, October 25, 2014
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 (1162 Entries)
AVID Electronics Licenses MoSys' 1T-SRAM Embedded Memory 

May 17, 2004 -- MoSys, Inc. and AVID Electronics, a fabless SOC company, announced that MoSys will license its 1T-SRAM embedded memory technology to AVID Electronics.

Reduced power consumption and high performance are crucial to the cons ... read more

TSMC Joins the X Initiative 

May 17, 2004 -- The X Initiative today welcomed Taiwan Semiconductor Manufacturing Company, Ltd. (TSMC) as the latest member of the semiconductor design-chain consortium. Having successfully verified the 0.13 um X Architecture design rules with ... read more

AWR Announces Analog Office 2004 Next-Generation Analog and RFIC Design System 

May 17, 2004 -- AWR Corp. has announced Analog Office 2004 software for next-generation analog and radio-frequency integrated circuit (RFIC) designs. This latest version of Analog Office, specifically architected and optimized from the ground u ... read more

Magma Announces New Design Solutions for Low-cost Programmable IC Platforms 

May 17, 2004 -- Magma Design Automation, Inc. has announced unified synthesis and physical design products for FPGA and low-cost structured ASIC designs. With the addition of these products Magma now offers designers a common implementation flow ... read more

Magma Enhances Blast Rail, Blast Noise, Built-in Extraction and Delay Calculation Engines 

May 17, 2004 -- Magma Design Automation, Inc. has announced enhancements to its embedded analysis engines -- including extraction based on the QuickCap high-accuracy delay calculation -- and to the Blast Noise signal integrity and the Blast Rail ... read more

Magma Enhances Blast Fusion APX 

May 17, 2004 -- Magma Design Automation, Inc. has announced enhancements to the Blast Fusion APX physical design system. Blast Fusion APX Version 4.2 includes leading-edge technology in all areas of physical design including placement, optimizat ... read more

Actel, Inicore Deliver Turnkey Design Solution to L-3 Targa Systems for Data Storage Products 

May 17, 2004 -- Actel Corp. has joined with Inicore, Inc. to deliver a turnkey design solution to the Targa Systems Division of L3 Communications for a new line of data storage products for military and rugged applications. The silicon, software ... read more

Dolphin Technology Endorses Legend Design's MSIM Circuit Simulator for Signal Integrity Analysis 

May 17, 2004 -- Dolphin Technology, Inc. and Legend Design Technology, Inc. have announced that Dolphin Technology successfully validated Legend's circuit simulator MSIM for signal integrity analysis of high-speed IO circuits, and timing and pow ... read more

Metrowerks Enables Development with Linux and Commercial OS for Newest ColdFire Processor Families 

May 17, 2004 – Developers creating industrial controls and network connected products based on the latest ColdFire processor families from Freescale Semiconductor, Inc. can leverage end-to-end development solutions from Metrowerks Corp. that sup ... read more

Magma's Blast Create Version 4.2 Integrates Datapath Synthesis, DFT and Timing Visualization with RTL Synthesis 

May 17, 2004 -- Magma Design Automation, Inc. has announced significant enhancements to its Blast Create RTL-to-placed gates solution. Blast Create Version 4.2 integrates datapath synthesis and design for test (DFT) into a single executable. Acc ... read more

Magma's Blast Plan Pro Version 4.2 Provides Comprehensive Design Planning and Prototyping for Nanometer Designs 

May 17, 2004 -- Magma Design Automation, Inc. has added a black-box methodology for pre-RTL design planning and floorplan generation, including highly automated partitioning, macro placement, time budgeting and pin optimization, to Blast Plan Pr ... read more

Vativ Technologies Partners With QualCore Logic For Physical Design 

May 17, 2004 -- Vativ Technologies, Inc. has named QualCore Logic, Inc. its design partner for physical design. This comes after QualCore Logic's design realization team successfully completed the physical design of three chips used for Vativ Te ... read more

PMC-Sierra Introduces New Highly Integrated SoC-based 64-bit MIPS Microprocessor Architecture 

May 17, 2004 -- PMC-Sierra, Inc. has announced the first SoC based on its new system interconnect. The Fast Device Bus interconnect was defined to fully leverage the performance of PMC-Sierra's 1GHz E9000 microprocessor and supports an extensive ... read more

New Freescale 32-bit Embedded Processor Families Optimize Industrial and Network-Connected Control Applications 

May 17, 2004 -- Freescale Semiconductor, Inc., a wholly owned subsidiary of Motorola, Inc. has unveiled four new ColdFire families -- MCF547x, MCF548x, MCF523x and MCF527x -- made up of more than 20 processors. These families of embedded 32-bit ... read more

Sigrity Enters High-Speed IC Market with Power Integrity Solution 

May 17. 2004 – Sigrity, Inc. has introduced XcitePI, a tool that performs dynamic simulation of the full-chip power grid structure with package effects to determine the severity of power integrity issues.

“Many companies face daunting sign ... read more

Averant Announces Significant Update to Solidify 

May 14, 2004 -- Averant, Inc. has announced the release of Solidify 3.0 with a new proof engine capable of running some properties orders of magnitude faster than prior versions, resulting in increased productivity and extending the applicabilit ... read more

PLDApplications Partners with Denali for PCI Express Core Products 

May 14, 2004 -- Denali Software, Inc. and PLDApplications (PLDA) have announced an agreement to use Denali's PureSpec verification intellectual property (IP) in the development and deployment of its PCI Express core products. Through the agreeme ... read more

GDA Technologies Licenses its 10 Gigabit and 1 Gigabit Ethernet MAC IP Cores to inSilica 

May 14, 2004 -- GDA Technologies, Inc. has licensed its 10 Gigabit (XGEMAC) and 1 Gigabit (GEMAC) Ethernet MAC IP cores to inSilica, Inc., a supplier of customer specific SoC solutions. XGEMAC is claimed to be the industry's first UNH_IOL compl ... read more

Rambus and Denali to Provide Complete DDR Memory Controller Design Solutions 

May 13, 2004 -- Rambus, Inc. and Denali Software will jointly provide DDR memory controller design solutions. Combining Rambus drop-in DDR interface cells with Denali's Databahn DDR controller IP provides chip designers with an integrated desig ... read more

VeriSilicon and Denali Team to Deliver DDR Memory Interface Solutions for China-based Wafer Foundries 

May 13, 2004 -- VeriSilicon Holdings Co., Ltd., an IP and design service provider for China-based wafer foundries, and Denali Software thave announced a partnership to provide silicon-proven memory interface solutions for those foundries.

... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Executive
Viewpoint

Verification Contortions


Dr. Lauro Rizzatti
Verification Consultant
Rizzatti, LLC

Executive
Viewpoint

Deep Semantic and Formal Analysis


Dr. Pranav Ashar
CTO, Real Intent

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Tutorials, Whitepapers & App Notes
Archived Webcasts
Newsletters



About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.550  0.3911133