Page loading . . .

  
 Category: News: News Archive 2006: Saturday, May 18, 2013
Cadence Virtuoso Platform Provides 10x Improvement in Verification Time for VIS  
 Printer friendly
 E-Mail Item URL

March 27, 2006 -- Cadence Design Systems, Inc. today announced that Vanguard International Semiconductor Corporation (VIS), a leading specialty IC foundry service provider, has adopted Cadence Virtuoso Multi-mode Simulation for verifying complex mixed-signal designs. Virtuoso UltraSim Full-chip Simulator, an integral part of Virtuoso Multi-mode Simulation, enabled VIS to increase verification performance up to 10 times faster than its previous simulation solutions for its Ethernet PHY, PLL, and RFCMOS circuits.

Virtuoso Multi-mode Simulation combines four fast, silicon-accurate simulation engines into a comprehensive solution for analog, mixed-signal, RF, and full-chip design verification. The Virtuoso Spectre Circuit Simulator allows VIS to obtain fast, silicon-accurate results with current SPICE models and circuits. Combined with Virtuoso UltraSim, the complete Virtuoso Multi-mode Simulation solution provides VIS a unified design flow.

"Adopting the Virtuoso platform as our standard simulation solution addresses our need for efficiency and flexibility in verifying advanced mixed-signal designs," said George Liu, Vice President of Corporate Development at VIS. "With Cadence simulation technology, our development of both internal IP and process design kit for specialty processes was complemented by stronger support. This efficiency improvement meets our commitment to offering our foundry customers cost-effective and high value-added solutions for their IC foundry manufacturing needs."

"Advances in design methodologies and flows require a mixed approach to simulation," said Charlie Giorgetti, corporate vice president, Product Marketing, at Cadence. "Virtuoso Multi-mode Simulation delivers the SPICE, FastSPICE, RF, and analog/mixed-signal capabilities that make it one of the most comprehensive simulation solutions available for analog, mixed-signal, or RF design."

Virtuoso Multi-mode Simulation provides a unique combination of SPICE, FastSPICE, AMS and RF simulation in a flexible single multi-mode simulation licensing model that maximizes the value of a customer's investment. Virtuoso Multi-mode Simulation is a cornerstone of the Virtuoso custom design platform. All Virtuoso simulators - Virtuoso UltraSim Full-chip Simulator, Virtuoso AMS Designer Simulator, Virtuoso Spectre Circuit Simulator and Virtuoso Spectre RF Simulation Option - support common syntax and usage models, and share equations ensuring silicon-accurate results.



Go to the Cadence Design Systems, Inc. website for details.

Read more about
Cadence Design Systems, Inc.
on SOCcentral.com


Keywords: Cadence Design Systems, Virtuoso Multi-mode Simulation, SPICE, FastSPICE, RF, analog/mixed-signal, EDA tools,
552/18501 3/27/2006 1389 268


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.552  0.46875