Page loading . . .

  
 Category: News: News Archive 2006: Monday, September 01, 2014
Arasan Chip Systems Licenses SDIO Device IP Core to Samsung Electronics  
 Printer friendly
 E-Mail Item URL

April 14, 2006 -- Arasan Chip Systems, Inc. has licensed its SDIO Device Controller IP Core to Samsung Electronics, Korea. Arasanís SDIO Device Controller IP Core conforms to SDIO Device Specification version 1.20, with support for 50-MHz operation giving a maximum throughput of 200Mbps in SD-4 bit mode. Version 1.20 also provides for operation at 1.8V making the SDIO Standard ideal for Mobile Phones. Arasan also has the SDIO Combo Controller core which supports the SD Memory functionality in addition to I/O.

Arasan provides a total solution to all its licensees and its IP deliverables include Verilog RTL source code, test environment, firmware, development boards with reference designs and complete technical documentation. The package also includes optional SDIO development tools like the SDIO Linux Stack and the SDIO Device Validation platform. Arasanís SDIO Validation platform, which consists of Arasanís PCI Card based SDIO Host Hardware Development Kit (HDK) is the easiest way for SDIO IC designers and software engineers to prototype their chips, develop drivers for Win CE, XP & Linux and give customer demonstrations. The SDIO Host Card is FPGA based and can be programmed with the latest version of Arasanís SD/SDIO Host IP core compliant to Version 1.00 or 2.00.

Go to the Arasan Chip Systems, Inc. website for details.

E-mail Arasan Chip Systems, Inc. for more information.

Read more about
Arasan Chip Systems, Inc.
on SOCcentral.com


Keywords: Arasan Chip Systems, intellectual property, IP, cores, SDIO,
552/18743 4/14/2006 1219 228
Designer's Mall
Labor Day countdown banner
0.4375



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Executive
Viewpoint

Progressive Static Verification Leads to Earlier and Faster Timing Sign-off


Graham Bell
VP of Marketing,
Real Intent

Odd Parity

Summertime and the Leavin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters



About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.552  0.515625