Page loading . . .

  
 Category: News: News Archive 2006: Saturday, October 25, 2014
Calypto Expands Sequential Analysis Capabilities with SLEC 2.0 Release  
 Printer friendly
 E-Mail Item URL

May 23, 2006 -- Calypto Design Systems, Inc. has released version 2.0 of its SLEC product family, a sequential logic equivalence checking solution that can verify functional equivalence between a system-level model and its corresponding RTL model independent of sequential differences. SLEC 2.0 increases capacity by 100x for system level designs over previous releases, improves runtime and further simplifies the design debug process with counter example enhancements.

"Our advanced system-level flow provides significant benefit to the designers of the world's most complex image processing and digital communications products," states Pascal Urard, High Level Synthesis Manager at STMicroelectronics. "SLEC 2.0 allows us to design blocks of several hundred thousand gates at a higher level of abstraction by keeping all the various models in sync at all stages of development."

"Today's SoC Designers need to move to system level design to drive innovation and enhance their competitive advantage," says Tom Sandoval, CEO of Calypto Design Systems. "SLEC 2.0 enables designers to bridge a system-level model to its equivalent RTL implementation, independent of sequential differences. It is the key technology that is enabling ESL."

In SLEC 2.0, Calypto has extended its patented sequential analysis engine with a new algorithm that gives a 100X improvement in handling sequential changes. Sequential changes are common when comparing functional system level designs with cycle accurate RTL designs. SLEC 2.0 can handle designs where the state and temporal differences are measured in the millions.

Design teams who adopt system-level design methodologies can use the SLEC products to leverage their investment in system-level validation to verify and refine RTL implementations. SLEC enables designers to quickly verify RTL refinements without having to spend time and resources running a full regression suite. Likewise, RTL designers can leverage previously validated designs to confidently make sequential changes such as pipelining and resource sharing for power and performance improvement that would have previously taken weeks of simulation time to verify. In both cases, the SLEC platform delivers a comprehensive sequential verification solution that identifies bugs that are difficult to find or missed when using traditional simulation methods.

"A broad spectrum of IC designers in the communications, wireless and consumer markets can now rapidly verify micro-architecture changes made to an RTL implementation model to optimize power and performance," adds Sandoval. "SLEC 2.0 ensures comprehensive functional equivalence to the corresponding system-level model, dramatically reducing the need to run time consuming, exhaustive simulations."

Pricing and Availability

The SLEC 2.0 product family is immediately available with support for Verilog, VHDL, SystemC and C/C++ hardware descriptions. It runs on Linux operating systems and is priced from $175,000.

Go to the Calypto Design Systems, Inc. website to find additional information.

E-mail Calypto Design Systems, Inc. for more information.

Read more about
Calypto Design Systems, Inc.
on SOCcentral.com


Keywords: Calypto Design Systems, SLEC, formal verification, sequential equivalence checking, electronic system level design, ESL, EDA tools,
552/19104 5/23/2006 4533 415
Designer's Mall
Halloween countdown banner
0.453125



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Executive
Viewpoint

Verification Contortions


Dr. Lauro Rizzatti
Verification Consultant
Rizzatti, LLC

Executive
Viewpoint

Deep Semantic and Formal Analysis


Dr. Pranav Ashar
CTO, Real Intent

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Tutorials, Whitepapers & App Notes
Archived Webcasts
Newsletters



About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.552  0.515625